# High Performance Transistors: Present & Future trends

Yogesh S. Chauhan

Assistant Professor and Ramanujan Fellow Nanolab, Department of Electrical Engineering IIT Kanpur

Email: <a href="mailto:chauhan@iitk.ac.in">chauhan@iitk.ac.in</a>

Homepage – <a href="http://home.iitk.ac.in/~chauhan/">http://home.iitk.ac.in/~chauhan/</a>


### Outline

- Semiconductor industry
- What is semiconductor
  - MOSFET and Scaling
  - Multigate Transistors
    - FinFET
    - Thin-Body Transistor
- Compact Modeling of FinFET and UTB FET
- What next?

## Semiconductor Industry

- One of the key driving force in today's global economy.
- >\$300 billion industry.





· Integrated Device Manufacturers (IDMs) have

· Pure-players (foundries) have no intention to

design their own ICs, even though they may

also design some simple IP blocks, and ESD

their own fabs to fully or partially support

.1 Semiconductor technology and some of its applications

Integrated Device

Pure-players

(Foundries)

Fabless Companies

• Fabless companies have no manufacturing capabilities, and have to outsource all the manufacturing activities from foundries.


devices for I/O.

#### **Types of semiconductor companies**


# Global semiconductor companies ranking (2013) – dynamic industry!

Rank	Company	Headquarters	Туре	Revenue
1	Intel	U.S.	IDM	~\$48B
2	Samsung	South Korea	IDM	~\$33B
3	TSMC	Taiwan	Foundry	~\$19B
4	Qualcomm	U.S.	Fabless	~\$17B
5	SK Hynix	South Korea	IDM	~\$13B
6	Toshiba	Japan	IDM	~\$12B
7	TI	U.S.	IDM	~\$11B
8	Micron	U.S.	IDM	~\$10B
9	ST	Europe	IDM	~\$8B
10	Broadcom	U.S.	Fabless	~\$8B
11	Renesas	Japan	IDM	~\$8B
12	Infineon	Europe	IDM	~\$5B
13	AMD	U.S. Yogesh S. Chauhan, IIT Kar	Fabless	~\$5B

# Device engineering groups in a typical IDM




# Process flow of analog and power technology development




- Results from previous technologies and other measurements can serve as a guideline.
- Engineers should foresee the future need (2–5 years), to make sure the new technology is neither too advanced (costly!) nor too conservative (obsolete even before release!).
- Keep applications in mind.
- The choice of technology node is an important but risky task.


### What is semiconductor?



Source: Anandtech

### Semiconductor Devices – MOSFET







### Devices to circuits


#### Flip-flop


#### **NOT** gate





#### Full Adder






## Today's ICs


#### Multiple metal layers

3D ICs




#### System in Package (SIP)

Multi-Chip Modules



Substrate **Heat Sink** 



10/31/2014

# How do you make these?






Silicon "Wafers"




**Bunny Suits!** 



\$5B Fabrication Facility




**10B Transistors** per cm<sup>2</sup>




Finish

# Building block – (tiny) MOSFET!

• MOSFET is a transistor used for amplifying or switching electronic signals.






### Invention of Transistor

- First Transistor (1947-1948) at AT&T's Bell Labs
  - Point Contact Transistor

- First transistor was bipolar contact transistor

- Material - Germanium






Invention of Transistor


#### Inventors

- Walter H. Brattain (1902-1987)
- John Bardeen (1908– 1991)
- William B. Shockley (1910-1988)



## Silicon Valley

• Started with Shockley Semiconductor in 1956






SONY 👺

Pennsylvania


## Integrated Circuit (IC)

- IC Electronic circuit manufactured on the surface of a thin substrate of semiconductor material.
- Additional materials are deposited and patterned to form interconnections between semiconductor devices.
- Jack Kilby (at *Texas Instruments*) demonstrated first working IC in 1958.
  - Jack Kilby was awarded the Nobel Prize in Physics 2000.



## Building Block – Tiny MOSFET!


#### Schematic Cross Section



#### **Desired**

- High I<sub>ON</sub>
- Low I<sub>OFF</sub>

#### Barrier height is controlled by gate voltage



10/31/2014

Yogesh S. Chauhan, IIT Kanpur

### **Bulk MOSFET**

• Drain current in MOSFET (ON operation)

$$I_{ON} = \mu \frac{W}{L} C_{ox} (V_{DD} - V_{TH})^2$$

• Drain current in MOSFET (OFF operation)

$$I_{OFF} \propto 10^{\left(\frac{V_{GS} - V_{TH}}{S}\right)}$$

Desired

- $C_{ox} = \varepsilon_{ox}/t_{ox} = oxide cap.$ S – Subthreshold slope
- High  $I_{ON}$  ( $\downarrow L$ ,  $\uparrow Cox$ ,  $\uparrow V_{DD}$ - $V_{TH}$ )
- Low  $I_{OFF} (\uparrow V_{TH}, \uparrow S)$


## Technology Scaling

• Each time the minimum 10 µm (1971) e.g. Intel 8008 line width is reduced, we say that a new technology node is introduced.

• Example: 90 nm, 65 nm, 45 nm

 Numbers refer to the minimum metal line width.

 Poly-Si gate length may be even smaller.



## Technology Scaling

- Scaling At each new node, all geometrical features are reduced in size to 70% of the previous node.
- Reward Reduction of *circuit size by half*. (~50% reduction in area, i.e.,  $0.7 \times 0.7 = 0.49$ .)
  - Twice number of circuits on each wafer
  - Cost per circuit is reduced significantly.
- Ultimately Scaling drives down the cost of ICs.

## Scaling and Moore's Law

- Number of components per IC function will double every two years April 19, 1965 (Electronics Magazine)
- Shorthand for rapid technological change!






Fig. 2 Number of components per integrated function for minimum cost per component extrapolated vs time.



Microprocessor Transistor Counts 1971-2011 & Moore's Law




Source: http://www.intel.com/pressroom/kits/events/moores law 40th/

#### Moore's Law:

The defining features of the integrated circuit technology (size, speed, cost) follow an <u>exponential</u> growth pattern over time

**Moral**: Computing power **1** while cost **↓** exponentially!



### Moore's Law

It's not technology! → It's economy.

ato such we als connected to a or automobiles, a nipment. The election be feasible today in the pro-

#### The price per transistor

on a chip has dropped dramatically since Intel was founded in 1968. Some people estimate that the price of a transistor is now about the same as that of one printed newspaper character.

t © 2005 Intel Corporation. All rights reserved.

#### Ways to Huge Profits

- High performance and Low Cost
- Achieved by making everything SMALLER




Yogesh S. Chauhan, IIT Kanpur

In 1978, a commercial flight between New York and Paris cost around \$900 and took seven hours. If the principles of Moore's Law had been applied to the airline industry the way they have to the semiconductor industry since 1978, that flight would now cost about a penny and take less than one second.

23

# 1 Nano-\$ / Transistor!




# Ways to drive performance & decrease cost?


- Closer distance between elements *Pitch*
- Faster signal transfer and processing rate
- For the same Chip size (thus material cost), more functionality
- Mass production
  - Wafer size is doubled every 10 years.
  - Currently it's 300mm.
- Use less energy (or *less power*) to achieve the same function

# Technology Scaling (Cost, Speed & Power Consumption)

- In the last 45 years since 1965
- *Price* of memory/logic gates has dropped 100 million times.
  - Rapid price drop has stimulated new applications.
- The primary engine that powered the proliferation of electronics is "miniaturization".
- More circuits on each wafer → cheaper circuits.
- Miniaturization has also been instrumental to the improvements in *speed and power consumption* of ICs.


## Threshold Voltage Roll-Off





Vt decreases at very small Lg. It determines the minimum acceptable Lg because loff is too large when Vt becomes too low or too sensitive to Lg.

## Channel Length Modulation





Pinch off point moves towards the source as

 $V_{ds}$  increases

$$I_{Dsat} \propto \frac{1}{L - \Delta L} \cong \frac{1}{L} \left( 1 + \frac{\Delta L}{L} \right)$$

$$I_{\scriptscriptstyle Dsat} = I_{\scriptscriptstyle Dsat0} \left( 1 + \frac{\Delta L}{L} \right) = I_{\scriptscriptstyle Dsat0} \left( 1 + \frac{V_{\scriptscriptstyle ds} - V_{\scriptscriptstyle dsat}}{V_{\scriptscriptstyle A}} \right)$$
 Short channel






This model is simple and acceptable for some digital applications

More Accuracy for better gds

$$\Delta L = l \ln(\frac{(Vds - Vdsat)}{lEsat} + \frac{Em}{Esat})$$




Sds gesh S. Chaul III Kanpur


## Velocity Saturation

State of the art MOSFET, channels are short enough to cause velocity

saturation



Y.Taur, Fundamentals of Modern VLSI Devices, 2009 Cambridge Press



Long channel current is well predicted by model

For short channel, current is saturated well below V<sub>dsat</sub>

Modeling

$$v = \frac{\mu_{eff} \mathscr{E}}{\left[1 + \left(\mathscr{E}/\mathscr{E}_c\right)^n\right]^{1/n}}$$

 $E < E_c$ ,  $v = \mu E$ : For low field, velocity is proportional to mobility

$$E > E_c$$
,  $v = \mu E_c = V_{sat}$ 


High 
$$E_{vertical}$$
 ---> Low  $\mu$ --> High  $E_c$ 

## Subthreshold slope

• It is defined as the amount of gate voltage required to change the gate current by 1-decade.

$$S = \frac{dV_{GS}}{d(\log I_{ds})}$$

$$S = \frac{kT}{q} \ln(10) \left( 1 + \frac{C_{dep}}{C_{ox}} \right)$$



At room temperature

$$S = (25.85)(2.30) \left(1 + \frac{C_{dep}}{C_{ox}}\right) \approx 60mV \left(1 + \frac{C_{dep}}{C_{ox}}\right)$$
Yogesh S. Chauhan, IIT Kanpur


30

$$S = \frac{kT}{q} \ln(10) \left( 1 + \frac{C_{dep}}{C_{ox}} \right)$$

Subthreshold slope


- Minimum value of S is 60mV/decade.
- I<sub>off</sub> is determined by VTH and S
- If  $I_{ds}$  at  $V_{TH}$  is  $100nA\frac{W}{L}$

$$I_{ds}(nA) = 100 \frac{W}{L} e^{\frac{V_{GS} - V_{TH}}{nkT/q}} = 100 \frac{W}{L} 10^{\frac{V_{GS} - V_{TH}}{S}}$$



$$I_{off}(nA) = 100 \frac{W}{L} 10^{-\frac{V_{TH}}{S}}$$


- To minimize I<sub>off</sub>
  - Increase V<sub>TH</sub> Not good as I<sub>ON</sub> decreases (low speed!)
  - Reduce S
    - Increase Cox Thin oxide
    - Decrease Cdep (Increase Wdep) Use substrate bias or low doping
    - Decrease Temperature cost?



# Channel Engineering: Lateral Non Uniform Doping

The encroachment of depletion layer in the channel is the prime cause of Vt Roll off


Sol: Control depletion region by increasing doping of the substrate, but will have adverse effect on other parameters




Okumura et al, "Novel Source to Drain Non Uniformly Doped channel MOSFET for High Current Drivability and Threshold Voltage Controllability", IEDM, 1990


# Strained Silicon $I_{ON} = \frac{VV}{L} C_{ox} (V_{DD} - V_{TH})^2$


#### Silicon is placed on substrate having large atomic spacing















#### Methods of straining

- -Burried SiGe –Biaxial
- -Uniaxial Stress S/D SiGe

## High-K Metal Gate Technology

• "The implementation of high-k and metal gate materials marks the biggest change in transistor technology since the introduction of polysilicon gate MOS transistors in the late 1960s"- Moore




$$C_{ox} = \frac{\mathcal{E}_{ox}}{T_{ox}}$$

$$T_{ox} I$$
,  $C_{ox}$  increases

: Better Gate Control : Gate Leakage Increases X

Cox can alternatively be increased by using high K material: **HKMG** 

## High-K Metal Gate Technology



$$EOT = \frac{3.9}{\kappa} t_{phys}$$

EOT @ 45nm = 1.0nm @ 32nm=0.9nm

Requires interface engineering

#### Metal Gate

Increases the gate field effect

#### High-k Dielectric

- Increases the gate field effect
- Allows use of thicker dielectric layer to reduce gate leakage

#### HK + MG Combined

- Drive current increased >20% (>20% higher performance)
- Or source-drain leakage reduced >5x
- Gate oxide leakage reduced > 10x

High K Material used – HfO<sub>2</sub>


35

Intel began volume production of HKMG in 2008 at 45nm


# Technology Trend

2003 <u>90 nm</u> 2005 65 nm 2007 45 nm 2009 32 nm 2011


<u>22 nm</u>












Invented SiGe Strained Silicon

2<sup>nd</sup> Gen. SiGe Strained Silicon

Invented Gate-Last High-k Metal Gate 2<sup>nd</sup> Gen. Gate-Last High-k Metal Gate First to Implement Tri-Gate

Tri-Gate



Strained Silicon

#### **Product**

Penryn
Intel® Core®
Microarchitecture

TICK

Nehalem
NEW Intel®
Microarchitecture

TOCK


TOCK





Drive Current (mA/um) 0.5

1000



10/31/2014

Yogesh S. Chauhan, IIT Kanpur

Gate Pitch (nm)

36

Channel Strain (GPa)


#### Wasn't that smooth ride?

• Where is the bottleneck?

$$I_{ON} = \mu \frac{W}{L} C_{ox} (V_{DD} - V_{TH})^2$$


• V<sub>TH</sub> can't be decreased – why?

# Thin Depletion Layer - Problem





- $Q_G = Q_i + Q_b$
- Charge sharing

#### Current in MOSFET



# Short Channel – Big Problem






#### MOSFET becomes "resistor" at small L.


Chenming Hu, "Modern Semiconductor Devices for ICs" 2010, Pearson


## Making Oxide Thin is Not Enough




Gate cannot control the leakage current paths that are far from the gate.

#### Good Old MOSFET has reached its Limits








- Ioff is bad
- Size and dopant variations



High Vdd, Power, Design Cost

#### What can we do?




#### May 4, 2011

#### The New York Times Front Page

• Intel will use 3D FinFET at 22nm


• Most radical change in decades

There is a competing SOI technology




# One Way to Eliminate Si Far from Gate

Thin body controlled By multiple gates.



FinFET body is a thin Fin.










N. Lindert et al., DRC paper II.A.6, 2001

#### 40nm FinFET – 1999


#### 30nm Fin allows 2.7nm SiO2 & undoped body

ridding random donant fluctuation



# Introduced New Scaling Rule Leakage is well suppressed if

Fin thickness < Lg




# Two Improvements Since 1999

# 2002 FinFET with thin oxide on Fin top

F.L. Yang et al. (TSMC) 2002 IEDM, p. 225.


#### 2003 FinFET on bulk substrate

T. Park et al. (Samsung) 2003 VLSI Symp. p. 135.




#### State-of-the-Art 14nm FinFET


#### Transistor Fin Improvement




22 nm 1<sup>st</sup> Generation Tri-gate Transistor



14 nm 2<sup>nd</sup> Generation Tri-gate Transistor




22 nm Process



14 nm Process






Taller and Thinner Fins for increased drive current and performance

Higher Transistor Performance (switching speed)

# 2<sup>nd</sup> Way to Eliminate Si far from Gate


#### **Ultra-thin-body SOI (UTB-SOI)**



Y-K. Choi, IEEE EDL, p. 254, 2000










## Ultra Thin Body on Thin Box


- Problem in thin BOX without Back-Plane: Depleted zone can extend under the BOX.
  - Increased short channel effects compared to Bulk devices.
- Benefit of Thin BOX with Back-Plane:
  - Doped & Biased Back Plane eliminates this depletion effect under the BOX.








T. Ernst, Volume 46, Issue 3, March 2002, Pages 373–378



## Compact Modeling or SPICE Modeling







- Good model should be
  - Accurate: Trustworthy simulations.
  - Simple: Parameter extraction is easy.
- Balance between accuracy and simplicity depends on end application

- Excellent Convergence
- Simulation Time  $\sim \mu sec$
- Accuracy requirements
  - − ~ 1% RMS error after fitting
- Example: BSIM6, BSIM-CMG

# Industry Standard Compact Models

Standardization Body – Compact Model Coalition

CMC Members – EDA Vendors, Foundries, IDMs,
 Fabless, Research Institutions/Consortia


• CMC is by the industry and for the industry

#### BSIM-CMG and BSIM-IMG

- Berkeley Short-channel IGFET Model
- First industry standard SPICE model for IC simulation
- Used by hundreds of companies for IC design since 1997
- BSIM FinFET model became industry standard in March 2012

It's Free

## Compact Model is Art Based on Science




Y. S. Chauhan et.al., "BSIM6: Analog and RF Compact Model for Bulk MOSFET," IEEE TED, 2014

10/31/2014 Yogesh S. Chauhan, IIT Kanpur 55

# Common-Multi-Gate Modeling


- Common Multi-gate (BSIM-CMG):
  - All gates tied together





- Surface-potential-based core I-V and C-V model
- Supports double-gate, triple-gate, quadruple-gate, cylindrical-gate; Bulk and SOI substrates


#### **BSIM-CMG**

### Global fitting with 30nm–10µm FinFETs










#### Modeling of Germanium FinFETs @ 10nm


- Ge FinFET may be used in 10nm node for better P-FinFET.
- Industry standard BSIM FinFET model can now model Ge FinFET.
- Early availability of a unified Si/Ge FinFET model facilitates technology-circuits codevelopment.


#### Verification of Ge FinFET Model



- Due to the lower  $m^*$  of holes in Ge the charge-centroid is farther away from the oxide interface resulting in a weaker SR scattering.
- Ge mobility has a weaker dependence on  $E_{e\!f\!f}$  up-to  $\sim\!0.5$  MV/cm as the impact of SR scattering is only seen at much higher  $E_{e\!f\!f}$  in Ge as compared to Si.


S. Khandelwal et. al., "Modeling 20nm Germanium FinFET with the Industry Standard FinFET Model", IEEE Electron Device Letters, Vol. 35, Issue 7, July 2014.






## Modeling of InGaAs FinFET @ 10nm

L = 20 nm, H = 30 nm, W = 20 nm, N = 4.




Data from: J. J. Gu et al. IEDM 2012




S. Khandelwal et. al., "InGaAs FinFET Modeling Using Industry Standard Compact Model BSIM-CMG", Workshop on Compact Modeling, Washington D.C., USA, June 2014 Chauhan, IIT Kanpur 60

## **Transistor Pathway**



# Future devices – Beyond CMOS


#### **Power challenge**




Scaling down of both the  $V_{\rm DD}$  and  $V_{\rm T}$  maintains same performance ( $I_{\rm ON}$ ) by keeping the overdrive (VDD - VT) constant.


# Future devices – Beyond CMOS


Alternate channel material



Source: Sematech NATURE NANOTECHNOLOGY | VOL 6 | MARCH 2011









Yogesh S. Chauhan, IIT Kanpur

# Future devices – Beyond CMOS

#### Suspended Gate/body FET





64

 $V_{\rm G} < 0$ 

# My Two years at IIT Kanpur

- Received IBM Faculty Award (2013)
- Awarded Ramanujan Fellowship (2012)
- Group: Postdoc–1, Ph.D.–7, M.Tech–6, R.A.–4
- Funding > Rs. 3crore
  - Device Characterization Lab (1.75crore)
  - Upgraded computational infra. (50Lac)
- Collaboration: >20 companies/labs







#### **Publications:**

10 journal papers, 13 conference papers, 10 invited talks
Chauhan, Iff Kanpur

# Joint Development & Collaboration

 Working closely with universities/companies on model development and support






























# FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard

# FinFET Modeling for IC Simulation & Design

**Using the BSIM-CMG Standard** 



Yogesh Singh Chauhan
Darsen Lu
Sriramkumar Venugopalan
Sourabh Khandelwal
Juan Pablo Duarte
Navid Paydavosi
Ali Niknejad
Chenming Hu

#### **Chapters**

- 1. FinFET- from Device Concept to Standard Compact Model
- 2. Analog/RF behavior of FinFET
- 3. Core Model for FinFETs
- 4. Channel Current and Real Device Effects
- 5. Leakage Currents
- 6. Charge, Capacitance and Non-Quasi-Static Effect
- 7. Parasitic Resistances and Capacitances
- 8. Noise
- 9. Junction Diode Current and Capacitance
- 10. Benchmark tests for Compact Models
- 11. BSIM-CMG Model Parameter Extraction
- 12. Temperature Effects



# Summary

- Future is beyond your imagination.
- Challenges
  - Technology Hardware and Software
  - Need Innovation
- Opportunities
  - Entrepreneurship
  - Research
  - Jobs (private/public)
- Knowledge economy

# Check my homepage!

#### Recent publications

- "Modeling of GaN based Normally-off FinFET", accepted in IEEE Electron Device Letters, 2014.
- "BSIM6: Analog and RF Compact Model for Bulk MOSFET", IEEE Trans. on Elec. Devices, Feb. 2014.
- "A Robust Surface-Potential-Based Compact Model for GaN HEMT IC Design", IEEE Trans. on Elec. Devices, Oct. 2013.
- "Extraction of Isothermal Condition and Thermal Network in UTBB SOI MOSFETs", IEEE Electron Device Letters, Sept. 2012.
- "BSIM-IMG: A Compact Model for Ultra-Thin Body SOI MOSFETs with Back-Gate Control", IEEE Trans. on Elec. Devices, Aug. 2012.
- "InGaAs FinFET Modeling Using Industry Standard Compact Model BSIM-CMG", Nanotech, Washington D.C., USA, June 2014.
- "High Voltage LDMOSFET Modeling using BSIM6 as Intrinsic-MOS Model", IEEE PrimeAsia, Visakhapatnam, Dec. 2013.