### **FinFET Modeling for 10nm and beyond - Si, Ge and III-V channel**

### Yogesh S. Chauhan

Assistant Professor and Ramanujan Fellow *Nanolab*, Department of Electrical Engineering IIT Kanpur, India Email: [chauhan@iitk.ac.in](mailto:chauhan@iitk.ac.in)

## Acknowledgements

- BSIM Team
	- Chenming Hu
	- Juan Pablo Duarte
	- Darsen Lu
	- Sourabh Khandelwal
- My students
	- Chandan Yadav
	- Avirup Dasgupta
	- Tapas Dutta

### About me

- Joined IIT Kanpur in 2012
- Awarded Ramanujan Fellowship (2012)
- Received IBM Faculty Award (2013)
- Funding
	- Device characterization laboratory (1.75crore)
	- Upgraded computational infra.
- Group: Postdoc–3, Ph.D.–9, MTech–8, R.A.–3
- Collaboration: >25 companies/universities



#### **Publications in last 3 years:**

- 17 journal papers
- 18 conference papers



Yogesh S. Chauhan, IIT Kanpur 3 Lab website – <http://www.iitk.ac.in/nanolab>

## Joint Development & Collaboration

• Working closely with universities/companies on model development and support



### **Outline**

• Bulk MOSFET and Scaling

• FinFET and Compact Modeling

• Unified Compact Model for arbitrary geometry

• What next?

## IC industry for >40 years

- Closer distance between elements *Pitch*
	- *Faster* signal transfer and processing rate
- For the same Chip size (or cost), *more functionality*
- *Mass production* Wafer size doubled every 10years.
- Use less energy (or *power*) for same function
- In the last 45 years since 1965
	- *Price* of memory/logic gates has dropped 100 million times.
- The primary engine that powered the proliferation of electronics is "*miniaturization*".
- More circuits on each wafer  $\rightarrow$  cheaper circuits.
- Miniaturization is key to the improvements in *speed and power consumption* of ICs.

#### Moore's Law



#### 1 Nano-\$ / Transistor!



### It's not technology!  $\frac{1}{N}$ It's economy.



## Making Oxide Thin is Not Enough



### **Gate cannot control the leakage current paths that are far from the gate.**

### MOSFET in sub-22nm era FinFET FDSOI

#### **New Transistor Grows in the Third Dimension**

The new Intel transistor provides higher performance by increasing the conductive area between the source and drain regions of the chip, allowing more current to flow through.



The new transistor with its raised fin requires a smaller footprint, allowing more of them to fit in a computer chip. The new design can also reduce power consumption, yielding better battery life on devices.

Traditional planar transistor

**NY Times** 





Soitec announces industrial readiness of complete Fully Depleted (FD) platform - Key to higher performance for mobile consumer devices

New platform enables planar FD technology, the only planar solution to sustain Moore's law

From the Semicon West trade show, San Francisco, July 12, 2010 - The Soitec Group (Euronext Paris), the world's leading supplier of engineered substrates for the microelectronics industry, announced today that the company is ready with the Ultra-Thin Buried Oxide (UTBOX) extension to its Ultra-Thin (UT) silicon-on-insulator (SOI) platform, thereby providing a robust substrate solution for chip designers tackling the performance, power and density challenges of mobile consumer devices. Fully Depleted (FD) planar body transistors are now recognized as the right path on the CMOS roadmap for the 22nm generation and beyond. With FD planar transistor technology on UTBOX wafers, chip designers can enhance their usual design flows and techniques. High-volume capacity is available for the 22nm node at Soitec's manufacturing sites in France and Singapore.

"Soitec is ready with the UTBOX wafers for planar FD architectures: the infrastructure, the process maturity, yield and the capacity are all in place to support demand," said Soitec president and chairman, André-Jacques Auberton-Hervé. "Industry leaders confirm that FD planar technology is the right choice for mobile consumer products, which need higher performance without compromising power. Our UTBOX offering shows the critical role our materials play as the starting point for energy-efficient, state-of-the-art electronics."

## One Way to Eliminate Si Far from Gate

### **Thin body controlled By multiple gates.**





N. Lindert et al., DRC paper II.A.6, 2001

## **Transistor Compact Model**



- **Fast**
	- **~ 10μs / bias point**
- **Accurate**

**Robust**

**Crash free for all circuits.**

**~ 1% error**

### Compact Model is Art Based on Science



Yogesh S. Chauhan, IIT Kanpur 12 Y. S. Chauhan et.al., "BSIM6: Analog and RF Compact Model for Bulk MOSFET," IEEE TED, 2014.

### BSIM-CMG: Industry standard FinFET model

• Selected as Industry standard 2012



## BSIM-CMG

- Common Multi-gate (BSIM-CMG):
- All gates tied together



- Surface-potential-based core I-V and C-V model
- Supports double-gate, triple-gate, quadruple-gate, cylindrical-gate; Bulk and SOI substrates

Yogesh S. Chauhan, IIT Kanpur 14 Y. S. Chauhan et. al., Workshop on Compact Modeling, 2011, Boston.

### Verification: 30nm to 10µm FinFETs **Each curve is for one Lg Symbols: Data; Lines: BSIM-CMG Model**



Yogesh S. Chauhan, IIT Kanpur 15

### $g_m$ <sup>o</sup> &  $g_m$ <sup>o</sup> of 30nm to 10µm FinFETs



### Temperature Model verified for FinFET



### FinFET's Various Complex Cross-Sections

#### TSMC, IEDM 2010



#### Leti, VLSI 2012



IBM, VLSI 2012





Yogesh S. Chauhan, IIT Kanpur 18

### Prior Models Available for Two Simple Cross-Sections Only – Deductive model 1. Double-Gate FinFET:

$$
V_G - V_{\text{FB}} + \frac{t_{\text{ox}}}{2\varepsilon_{\text{ox}}}Q_d - V = -\frac{t_{\text{ox}}}{2\varepsilon_{\text{ox}}}Q_e
$$

$$
+ v_T \ln \frac{Q_e(Q_e + Q_d)/(4v_T \varepsilon_{\text{si}}/W_{\text{si}})}{q\frac{n_i^2}{N_{\text{si}}}W_{\text{si}}\left[1 - \exp{\frac{W_{\text{si}}}{4v_T \varepsilon_{\text{si}}}}(Q_e + Q_d)\right]}
$$

### 2. Cylindrical FinFET:

Charge Equation :





### **Even FinFET with this "fin" shape**



J. P. Duarte et. al., SRC TECHCON 2014.

Yogesh S. Chauhan, IIT Kanpur 21



\*FinFET fabricated by SEMATECH

Yogesh S. Chauhan, IIT Kanpur 22

### BSIM-CMG Model Speed Improvement

- Model Speed Improvement  $\sim$  30%
- New core model used in BSIM-CMG109



\*Total = Bias-indep + Temp-dep + Bias-dep + Loading

\*Bias-indep = SPE + Rest





### TCAD FinFET Example: I-V: Scaling



### Experimental FinFET on Bulk Example: New QM Effects + Body Bias model



### State-of-the-Art **14nm** FinFET

#### **Transistor Fin Improvement**



22 nm 1<sup>st</sup> Generation **Tri-gate Transistor** 



14 nm 2<sup>nd</sup> Generation **Tri-gate Transistor** 



22 nm Process

14 nm Process





Taller and Thinner Fins for increased drive current and performance

 $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$   $^{4/8/2018}$ 

### Future – 10nm and beyond



#### **Si/Ge Gate All Around (GAA) Vertical or Horizontal**

#### **Improved electrostatics**

- Precision etch and CMP
- **Scaled metals**
- **High Aspect Ratio ALD**

#### **III-V FinFET**

#### **Improved mobility**

- Epi structure
- III-V gate interface
- New material CMP

#### **Vertical TFET**

#### **Improved SS**

- Epi structure
- Multi-pass CMP
- Precision etch & CMP

Source: Applied Materials Togesh S. Chauhan, IIT Kanpur 28

## Key points for 10nm and beyond

- Reduced leakage Better sub-threshold slope
	- Ultra-thin channel
	- $–$  Electrostatic control  $\rightarrow$  Nanowire transistor
- Higher mobility channel
	- Si NMOS and PMOS
	- Ge PMOS
	- SiGe

$$
I_{off}(nA) = 100 \frac{W}{L} 10^{-\frac{V_{TH}}{S}}
$$

$$
I_{dsat} = \frac{W}{2L} C_{ox} \mu_{eff} (V_{gs} - V_t)^2
$$

– III-V materials NMOS – InAs, InGaAs etc.



S. Khandelwal, J. P. Duarte, N. Paydavosi, Y. S. Chauhan, J. J. Gu, M. Si, P. D. Ye, and C. Hu, "InGaAs FinFET Modeling Using Industry Standard Compact Model BSIM-CMG", Workshop on Compact Modeling, 2014.

### InGaAs FinFET Modeling



 $L = 20$  nm, H = 30 nm, W = 20 nm, Nfin = 4.

Data from: J. J. Gu et al. IEDM 2012

Yogesh S. Chauhan, IIT Kanpur 31

### InGaAs FinFETs with Triangular Cross-section



Importance of accurate modeling of Quantum Effects

### Modeling of Germanium FinFETs @10nm

- Ge FinFET may be used in 10nm node for better P-FinFET.
- Industry standard BSIM FinFET model can now model Ge FinFET.
- Early availability of a unified Si/Ge FinFET model facilitates technology-circuits codevelopment.

## Modeling Germanium FinFETs

- User selectable MOD to model Ge FinFETs – Material Mode "MTRLMOD" = Si (Default) or Ge
- "MTRLMOD"=Ge invokes new mobility model for Ge
- MTRLMOD  $=$  Ge sets key parameters for Ge – Band-Gap, Mobility …
- MTRLMOD=Ge model verified with experimental data
	- Excellent Model Calibration Results
	- Scalable Ge FinFET Model

### Germanium Mobility Model



- Due to the lower *m\** of holes in Ge the charge-centroid is farther away from the oxide interface resulting in a weaker SR scattering.
- Yogesh S. Chauhan, IIT Kanpur 35 • Ge mobility has a weaker dependence on *Eeff* up-to ∼0.5 MV/cm as the impact of SR scattering is only seen at much higher  $E_{\text{eff}}$  in Ge as compared to Si.

### BSIM-CMG Model Results for Ge pFinFETs



S. Khandelwal et. al., "Modeling 20nm Germanium FinFET with the Industry Standard FinFET Model", IEEE Electron Device Letters, Vol. 35, Issue 7, July 2014.

Yogesh S. Chauhan, IIT Kanpur 36

#### BSIM-CMG Model Scalability for Ge pFinFETs Measured I Measured I  $L = 20$  nm  $L = 30$  nm Measured G **Measured G** Drain Current (A. U.)<br>20<br>20 40 40 40 **BSIM-CMG BSIM-CMG Model** Gm (A. U.) **Model** <mark>G</mark> ແ<br>ລັດ. ປ.ງ 20

0

 $-1.0$ 

20

 $\bf{0}$ 

 $-0.5$ 

 $L = 90 \text{ nm}$ 

**Gate Voltage (V)** 

Gate Voltage (V)

 $0.0$ 

L increasingDrain Current (A. U.)  $15$ **L varying from 20 nm to 90 nm** 10 **Scalable Model** 5

 $0.0$ 

 $0.5$ 

Drain Current (A. U.)

0

 $-1.0$ 

 $-0.5$ 

**Gate Voltage (V)** 

 $\frac{1}{\frac{1}{\frac{1}{\frac{1}{\frac{1}{\frac{1}{\sqrt{1}}}}}} \sum_{n=1}^{\infty} \frac{1}{n} \frac{$ 

 $0.5$ 

Measured I Measured G

**BSIM-CMG** 

Model

20

15

5

ာ $\mathbf{G}_{\mathbf{E}}$  $10\frac{1}{2}$ 

 $\Xi$ 

### Forward Looking Modeling of Pillar/Nanowire FET



### Validation on Asymmetric Nanowire FET

### **Symbols – experimental data**



S. Venugopalan et. al., "Modeling Intrinsic and Extrinsic Asymmetry of 3D Cylindrical Gate/ Gate-All-Around FETs for Circuit Simulations", IEEE Non-Volatile Memory Technology Symposium, Shanghai, China, Nov. 2011.

### Modeling of III-V FinFET



Fig. 1. Schematic showing sidewall channels and 2-DEG channel in AlGaN/GaN based FinFET devices; (a) Wide fin-width device, (b) Narrow fin-width device [12].

Subthreshold behaviour of model with experimental data [12], Fig.  $3$ . for  $W_{fin}$ =80nm, 120nm, 140nm, 180nm and 200nm and  $Lg = 1.0 \mu m$ . Drain current is normalized with total gate width  $(W_{fin} + 2H_{fin})$ , where  $H_{fin} = 120nm$ .

### Chandan Yadav et. al., "Modeling of GaN-Based Normally-Off FinFET", IEEE Electron Device Letters, June 2014.

### 7nm & beyond – Would it be a smooth ride?

- Effects in ultra-thin Si/Ge/III-V Transistors
	- Quantum Capacitance
	- Charge centroid
	- Source to Drain Tunneling
	- Bandgap variation with thickness
	- Effective mass variation with thickness

## Quantum Capacitance

- Concept of the quantum capacitance was given by S. Luryi, which originates when vertical electric field partially penetrates the inversion charge in channel.
- The quantum capacitance depends on 2-D density of states  $\rho_{2D}$  =  $m_{||}$ ∗  $\pi\hbar^2$ and valley degeneracy factor  $(g_{v}^{n})^{\prime}$
- Quantum Capacitance

$$
C_Q = \frac{q^2 g_v m_{||}^*}{\pi \hbar^2}
$$



### Quantum Capacitance

Thin body device is a 2D system.



C. Yadav et. al., submitted in Solid State Electronics.

Yogesh S. Chauhan, IIT Kanpur 43

### Quantum Capacitance & III-V

• Very strong impact on gate capacitance with low effective mass channel



### Charge centroid

• Charge centroid in conjunction with Quantum capacitance can deteriorate C-V further.



Yogesh S. Chauhan, IIT Kanpur 45

### Modeling of Quantum Capacitance in III-V FinFET



Avirup Dasgupta et. al., "Modeling of Quantum Capacitance in III-V Transistors", being submitted in IEEE EDL.

Yogesh S. Chauhan, IIT Kanpur 46

### Source to Drain Tunneling in III-V FETs

### • Under the barrier transport  $T(E) = exp\left(\frac{-2}{\hbar} \int \sqrt{2m_e^*(E_{barrier}(x) - E)} dx\right)$



T. Dutta et. al., "Source to Drain Tunneling in III-V MOSFETs", submitted in IEEE Electron Device Letters.



Fig. 2. Bandstructure of 2.43 nm thick InAs slab (16 atomic layers) calculated using DFT ( $m_e^* = m_{DFT} = 0.0944 \text{ m}_0$ ,  $E_g = 0.91 \text{ eV}$ ). Inset: InAs Bulk Bandstructure  $(m_e^* = m_{Bulk} = 0.023 m_0, E_q = 0.35 \text{ eV})$ 



### Modeling SiGe FinFETs with Thin Fin

• Current Dependent Source/Drain Resistance



S. Khandelwal et. al., submitted in IEEE Electron Device Letters.

Yogesh S. Chauhan, IIT Kanpur 48

# High Mobility channel

- Different materials for NMOS and PMOS
	- Complex integration
- NMOS
	- III-V materials NMOS InAs, InGaAs etc.
- PMOS
	- Ge PMOS
	- SiGe
- Bulk mobility of  $Ge = 4000 > Si 1450 cm<sup>2</sup>/V-s$
- How about using Ge based CMOS?

### First Experimental Demonstration of Ge CMOS Circuits from Purdue (IEDM 2014)



Circuit Validation", submitted in IEEE Electron Device Letters. npur states and the state of the state of the s H. Agarwal et. al., "Modeling of Ge MOSFETs Using Industry Standard Model and Experimental CMOS

### BSIM-IMG vs. Experimental Ge circuit

### Ge CMOS Inverter VTC



Fig. 3. BSIM-IMG model validation with GeOI CMOS inverter for  $V_{DD}$  ranging from 0.2V to 1.4V: (a) Voltage transfer characteristics (b) CMOS inverter gain vs input voltage (c) device characteristics simulated with parameter set optimized for  $I_{DS}$ - $V_{DS}$ . The BSIM-IMG accurately models the inverter behaviour, especially for  $V_{DD}$  up to 1V. It is important to note that the static characteristics are available up to  $V_{DD} = 1V$ , and the model is optimized till that bias range. Inverter gain is an important parameter as it determines noise margin, and is a function of  $g_m$  and  $g_{ds}$  which are accurately modeled. Inset figure in (c) compares  $I_{DS}$  obtained from  $I_{DS}$ - $V_{GS}$  measurement and extracted from  $I_{DS}$ - $V_{DS}$ , highlighting the device degradation. It is observed that the threshold voltage shift is more prominent in PMOS as compared to NMOS.

#### Circuit Validation", submitted in IEEE Electron Device Letters. npur states and the state of the state of the s H. Agarwal et. al., "Modeling of Ge MOSFETs Using Industry Standard Model and Experimental CMOS

### FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard

### **FinFET Modeling for Authors Authors Authors Chapters Chapters**

#### Using the BSIM-CMG Standard



**Yogesh Singh Chauhan Darsen Lu Sriramkumar Venugopalan Sourabh Khandelwal Juan Pablo Duarte Navid Paydavosi Ali Niknejad** 

- 1. FinFET- from Device Concept to Standard Compact Model
- 2. Analog/RF behavior of FinFET
- 3. Core Model for FinFETs
- 4. Channel Current and Real Device Effects
- 5. Leakage Currents
- 6. Charge, Capacitance and Non-Quasi-Static **Effect**
- 7. Parasitic Resistances and Capacitances
- 8. Noise
- 9. Junction Diode Current and Capacitance
- 10. Benchmark tests for Compact Models
- 11. BSIM-CMG Model Parameter Extraction
- 12. Temperature Effects

#### **Chenming Hu**  $Y$  $\left(\right)$   $\left(\$ Available online on Elsevier.

### Relevant Publications

- H. Agarwal, P. Kushwaha, S. Khandelwal, J. P. Duarte, Y.-K. Lin, H.-L. Chang, C. Hu, H. Wu, P. D. Ye and Y. S. Chauhan, "Modeling of GeOI and Validation with Ge-CMOS Inverter Circuit using BSIM-IMG Industry Standard Model", IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Hong Kong, Aug. 2016.
- C. Yadav, A. Agarwal, and Y. S. Chauhan, "Analysis of Quantum Capacitance Effect in Ultra-Thin-Body III-V Transistor", IEEE International Conference on VLSI Design, Kolkata, India, Jan. 2016.
- C. Yadav, J. P. Duarte, S. Khandelwal, A. Agarwal, C. Hu, and Y. S. Chauhan, "Capacitance Modeling in III-V FinFETs", IEEE Transactions on Electron Devices, Vol. 62, Issue 11, Nov. 2015.
- S. Khandelwal, J. P. Duarte, A. Medury, Y. S. Chauhan, S. Salahuddin, and C. Hu, "Modeling SiGe FinFETs with Thin Fin and Current Dependent Source/Drain Resistance", IEEE Electron Device Letters, Vol. 36, Issue 7, July 2015.
- C. Yadav, A. Agarwal, and Y. S. Chauhan, "Compact Modeling of Charge Density and Capacitance in III-V channel Double Gate FETs", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
- A. Dasgupta, A. Agarwal, and Y. S. Chauhan, "Compact Model for charge centroid in III-V FETs", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
- A. Dasgupta, A. Agarwal, and Y. S. Chauhan, "Compact Modeling of Quasi-Ballistic transport in FETs", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
- T. Dutta, M. Agrawal, A. Agarwal and Y. S. Chauhan, "Wavefunction Penetration Effects in Extremely Scaled III-V MOSFETs", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
- J. P. Duarte, S. Khandelwal, A. Medury, C. Hu, P. Kushwaha, H. Agarwal, A. Dasgupta, and Y. S. Chauhan "BSIM-CMG: Standard FinFET Compact Model for Advanced Circuit Design", IEEE European Solid-State Circuit Conference (ESSCIRC), Graz, Austria, Sept. 2015. (Invited)
- C. Yadav, A. Agarwal, Y. S. Chauhan, "Simulation study of gate capacitance with back bias effects in III-V UTB devices", SRC TECHCON, Austin, USA, September 2015.
- S. Khandelwal, J. P. Duarte, A. Medury, Y. S. Chauhan, and C. Hu, "New Industry Standard FinFET Compact Model for Future Technology Nodes", IEEE VLSI Technology symposium, Kyoto, June 2015.
- C. Yadav, P. Kushwaha, S. Khandelwal, J. P. Duarte, Y. S. Chauhan, and C. Hu, "Modeling of GaN based Normally-off FinFET", IEEE Electron Device Letters, Vol. 35, Issue 6, June 2014.
- S. Khandelwal, J. P. Duarte, Y. S. Chauhan, and C. Hu, "Modeling 20nm Germanium FinFET with the Industry Standard FinFET Model", IEEE Electron Device Letters, Vol. 35, Issue 7, July 2014.
- C. Yadav, P. Kushwaha, H. Agarwal, and Y. S. Chauhan, "Threshold Voltage Modeling of GaN Based Normally-Off Tri-gate Transistor", IEEE India Conference (INDICON), Pune, India, Dec. 2014.
- A. Dasgupta, C. Yadav, P. Rastogi, A. Agarwal, and Y. S. Chauhan, "Analysis and Modeling of Quantum Capacitance in III-V Transistors", IEEE International Conference on Emerging Electronics (ICEE), Bangalore, India, Dec. 2014. (Best Poster Award)
- S. Khandelwal, J. P. Duarte, N. Paydavosi, Y. S. Chauhan, J. J. Gu, M. Si, P. D. Ye, and C. Hu, "InGaAs FinFET Modeling Using Industry Standard Compact Model BSIM-CMG", Workshop on Compact Modeling (WCM), Washington D.C., USA, June 2014.
- N. Paydavosi, S. Venugopalan, Y. S. Chauhan, J. P. Duarte, S. Jandhyala, A. M. Niknejad, and C. Hu, "BSIM SPICE Models Enable FinFET and UTB IC Designs", IEEE Access, May 2013.
- Y. S. Chauhan, S. Venugopalan, N. Paydavosi, P. Kushwaha, S. Jandhyala, J. P. Duarte, S. Agnihotri, C. Yadav, H. Agarwal, A. Niknejad, and C. Hu, "BSIM Compact MOSFET Models for SPICE Simulation", IEEE International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), Gdynia, Poland, June 2013. (Invited)
- Y. S. Chauhan, S. Venugopalan, M. A. Karim, S. Khandelwal, N. Paydavosi, P. Thakur, A. M. Niknejad, and C. C. Hu, "BSIM Industry Standard Compact MOSFET<br>Models", IEEE European Solid-State Device Research Conferences ES Models", IEEE European Solid-State Device Research Conference (ESSDERC), Bordeau K France, Sept. 2012. (Invited)