ASM-GaN:

Industry Standard GaN HEMT Compact Model for Power-Electronics and RF Applications

Dr. Yogesh S. Chauhan

Associate Professor, Dept. of EE, IIT Kanpur, India *Editor of IEEE Trans. on Electron Device *TPC member of IEDM 2018, ESSDERC 2018 Email: <u>chauhan@iitk.ac.in</u> Homepage – <u>http://home.iitk.ac.in/~chauhan/</u>

Outline

- Overview of Compact Modeling
- GaN HEMT
- ASM-GaN-HEMT Model
- Model Validation

My Group and Nanolab

Current members – 30

- Postdoc -5
- Ph.D. 16
- Seven PhD graduated





Device Characterization Lab

- Keysight B1500 IV/CV Parameter Analyzer
- Keysight B1505 High Power IV/CV Analyzer
- Maury's Pulsed IV/RF for GaN HEMTs
- Keysight PNA-X 43.5GHz
- Load-Pull system

Compact Modeling – Industrial Research

- Bulk MOSFET Modeling (DC to RF) BSIM4 and BSIM-BULK (BSIM6)
- Partially Depleted SOI MOSFET Modeling (DC to RF) BSIM-SOI
- Multigate MOSFET Modeling
 - FinFET & Nanowire Transistor BSIM-CMG
 - Fully Depleted SOI (FDSOI) Transistor- BSIM-IMG
- High Voltage LDMOS Modeling BSIM-HV
- GaN HEMT Modeling ASM-HEMT
- DC, CV and RF Characterization
 - All models are validated on measured data

Joint Development & Collaboration



Analyzing Electronic System

The "Big Picture"



Source: Xing Zhou, NTU

SPICE and Device Models

nodal admittance matrix would be

tion and its negative side effec

Don Pederson correctly recognized that device models, not internal algorithms, were the keys to the success of a circuit simulation program.

adequate as pivot choices in effecting its factorization into lower and

the engineering intuition of ci designers.

Ron Rohrer Special Issue on 40th Anniversary of SPICE SPRING 2011 JEEE SOLID-STATE CIRCUITS MAGAZINE

Device Model

- Good SPICE model should be
 - Accurate
 - Produce trustworthy simulations
 - Simple
 - Simulation time is minimum
 - Easy parameter extraction
- Balance between accuracy and simplicity depends on end application

Creating a model that is both accurate and simple is by no means a simple task.

Model Types

- Look Up Table
- Physical model generally does not have parameters but does not fit with data accurately.
- Empirical models are mathematical models written to reflect measured characteristics
 - Angelov model for HEMT
- Compact SPICE models are the combination of physical and empirical methods.

What is a Compact Model?





Compact MOSFET Model



TCAD Model



Compact model complexity



I = V/((q_o+TCR*(T-25))*(L-dL)/(W-dW)) Add: Geometric Scaling Temperature Scaling



Effective Dimensions



PDK and Compact Model

Enablers of a silicon chip design



Source: David HARAME at. al., IBM J. RES. & DEV. MARCH/MAY 2003

Goal of a PDK – The output of Enablement

Technology Innovation



Enablement PDK Key to Happy Designers!!



Circuit Designers

- Offer a circuit design environment that enables full exploitation of technology
 - Capture all device physics
 - Model impact of layout choices on device mean and variance
 - Include typical layout effects for simulation from schematic
 - Accurate modeling of layout effects for simulation from layout

Compact Modeling or SPICE Modeling



Medium of information exchange



- Good model should be
 - Accurate: Trustworthy simulations.
 - Simple: Parameter extraction is easy.
- Balance between accuracy and simplicity depends on end application

- Excellent Convergence
- Simulation Time ~µsec
- Accuracy requirements
 - ~ 1% RMS error after fitting
- Example: BSIM-BULK, BSIM-CMG, BSIM-IMG

Industry Standard Compact Models



- Standardization Body Compact Model Coalition
- CMC Members EDA Vendors, Foundries, IDMs, Fabless, Research Institutions/Consortia

http://www.si2.org/cmc/

Compact Model Coalition (CMC) Members

Currently, 32 companies are CMC members including the following:

ams AG Analog Devices AWR/National Instruments Corporation **Broadcom Corporation** Cadence Design Systems **Empyrean Software** Fujitsu GLOBALFOUNDRIES **IBM** Corporation **Infineon Technologies Intel Corporation Keysight Technologies** Mentor Graphics Corporation Micron Technology, Inc. NXP **ProPlus Design Solutions**

Oorvo Oualcomm Ravtheon **Renesas Electronics Corporation** Ricoh Samsung Electronics Co., Ltd. Sandia National Laboratories Silvaco Inc. SK Hynix Inc. Sony STMicroelectronics Synopsys Taiwan Semiconductor Manufacturing Company Limited **Texas Instruments Toshiba Corporation** TowerJazz

Compact Model Build

- Test site Specification
- Test site Layout
- Hardware build
- Measure data
- Fit to measured data
- Center model
- Test for convergence, physicality
- Model Process Variation
- Kit Integration
- Kit Test
- Release to customers



6rf 2.5V NFET of L=0.24um and W variation (Wn=7.5, nf=4, 8, 16 and 32 in one cell) at Vgs=1.5V and Vds=2.5V based on Cwsd and diode resistance adjustment



07/12/2018

Challenges in Compact Modeling



Compact Model is Art Based on Science



Y. S. Chauhan et.al., "BSIM6: Analog and RF Compact Model for Bulk MOSFET," IEEE TED, 2014. Yogesh S. Chauhan, IIT Kanpur

07/12/2018



07/12/2018

23

FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard

FinFET Modeling for IC Simulation & Design

Using the BSIM-CMG Standard



Yogesh Singh Chauhan Darsen Lu Sriramkumar Venugopalan Sourabh Khandelwal Juan Pablo Duarte Navid Paydavosi Ali Niknejad Chenming Hu

Chapters

- 1. FinFET- from Device Concept to Standard Compact Model
- 2. Analog/RF behavior of FinFET
- 3. Core Model for FinFETs
- 4. Channel Current and Real Device Effects
- 5. Leakage Currents
- 6. Charge, Capacitance and Non-Quasi-Static Effect
- 7. Parasitic Resistances and Capacitances

8. Noise

- 9. Junction Diode Current and Capacitance
- 10. Benchmark tests for Compact Models
- 11. BSIM-CMG Model Parameter Extraction
- 12. Temperature Effects

Some Snapshots from recent work

Quantum Mechanical Effects

- Predictive model for confinement induced V_{th} shift due to band splitting present in the model
- Effective Width model that accounts for reduction in width for a triple / quadruple / surround gate structure





FinFET/Nanosheet Transistor

Width reduction due to structural confinement of inversion charge. (Dotted lines represent the effective width perimeter) Yogesh S. Chauhan. IIT Kanpur

S. Venugopalan et. al., IEEE TED, 2013

07/12/2018

Modeling of III-V Channel DG-FETs

- Conduction band nonparabolicity
- 2-D density of states
- Quantum capacitance in low DOS materials
- Contribution of multiple subbands





Source

V V

at gate, drain and source terminals, respectively,

Vg

Oxide

III-V channel

Oxide

Vg Fig. I. Schematic of III-V channel double-gate field effect transistor (DGFET) used in the study where V_{z} , V_{d} and V_{b} denotes the applied voltage

Vd

Drain

C. Yadav et. al., Compact Modeling of Charge, Capacitance, and Drain Current in III-V Channel Double Gate FETs, IEEE TNANO, 2017.

Yogesh S. Chauhan, IIT Kanpur

Modeling of Quasi-ballistic Nanowire FETs





Fig. 12: Circular quasi-ballistic InAs nanowire: Drain current as a function of the gate and drain voltages for n-type InAs nanowires, with a circular cross-section (r = 7.5nm), $L_q = 100nm$ and EOT = 0.92nm (Device 5)[44], are shown in (a) and

0.5

Modeling of Long Channel Halo Implanted MOSFETs



H. Agarwal et. al., "Anomalous Transconductance in Long Channel Halo Implanted MOSFETs: Analysis and Modeling", IEEE TED, Feb. 2017.

Modeling of TMD transistor

- 2D density of state
- Fermi–Dirac statistics
- Trapping effects



C. Yadav et. al. "Compact Modeling of Transition Metal Dichalcogenide based Thin body" Transistors and Circuit Validation", IEEE TED, March 2017.

100

10

(шп/рп) ^{sp}0.01

1E-3

1E-4 -1.5

News (March 14, 2018)

- Our ASM-GaN-HEMT Model is industry standard SPICE Model for GaN HEMTs
- Download <u>http://iitk.ac.in/asm/</u>



Si2 Approves IC Design Simulation Standards for Gallium Nitride Devices

March 14, 2018 / 0 Comments / in Compact Model, Frontpage /

Si2 Approves Two IC Design Simulation Standards for Fast-Growing Gallium Nitride Market

Compact Model Coalition Models Expected to Reduce Costs, Speed Time-to-Market

http://www.si2.org/cmc/

http://www.si2.org/2018/03/14/gallium-nitride-models/

Media Coverage (April 11, 2018)

आईआईटी में बना सिमुलेशन सॉफ्टवेयर

यह सॉफ्टवेयर तैयार करने वाला दुनिया का दूसरा संस्थान बना आईआईटी कानपर, आसानी से टेस्ट कर पाएंगे इंटीग्रेटेड सर्किट का डिजाडन

अमर उजाला ब्यरो

कानपर। आईआईटी कानपर के वैज्ञानिकों ने पांच साल की मेहनत के बाद आखिरकर इंटीग्रेटेड सर्किट डिजाइन सिमलेशन सॉफ्टवेयर तैयार कर लिया। इस सॉफ्टवेयर को तैयार करने वाला आईआईटी कानपर दनिया का दसरा संस्थान है। इसके पहले अमेरिका के मैचाच्यटस इंस्टीट्यट ऑफ टेक्नोलॉजी के वैज्ञानिकों ने इसे तैयार किया था।

डिजाइन करने से पहले इस कंप्युटर पर ही चेक किया जा में क्या-क्या कमी है और इसे वै सकता है। अभी तक इस सॉफ लिए लाखों रुपये खर्च करने



आईआईटी में तैयार किया गया सिमुलेशन सॉफ्टवेयर।

C 0 1

सभी डलेक्टॉनिक डिवाइस में इस सॉफ्टवेयर को इलेक्ट्रॉनिक्स विभाग के प्रो. आईआईटी के विशेषज्ञों ने खुद तैयार कर लिया है तो योगेश चौहान ने तैयार किया है। इस सॉफ्टवेयर के उम्मीद है कि आने वाले दिनों में देश के शिक्षण प्रयोग होता है इंटीग्रेटेड सर्किट जरिए इंटीग्रेटेड सर्किट की डिजाइन को आसानी से संस्थानों और देश की कंपनियों को इसके लिए कम टेस्ट किया जा संकेगा। मतल<u>ल कोई भी मॉर्कर क्लीमत सकानी परे</u>। तो जौबान ने यह जोक आपने इंटीप्रेटेड सर्किट का प्रयोग हर तरह के इलेक्टॉनिक और

बिजली की होगी बचत 5जी में भी भूमिका सॉफ्टवेयर के जरिए जैन सेमीकंडक्टर के डिजाइन का भी परीक्षण किया जा सकेगा। इस सेमीकंडक्टर का प्रयोग बिजली की बचत के लिए किया जाता है। अभी तक इसका परीक्षण महंगा होता था लेकिन अब सॉफ्टवेयर तैयार होने से यह भी सस्ता हो जाएगा। इसके अलावा इस सॉफ्टवेयर का प्रयोग 5 जी की तकनीक विकसित करने में भी की जा सकेगी।

20

जागरण संवाददाता. कानपुर : आइआइटी कानपुर के इलेक्टिक इंजीनियरिंग विभाग के प्रो. योगेश चौहान की खोज से मजबत और टिकाऊ इलेक्टानिक उपकरण भौ झटपट बन जाएंगे। उन्होंने ऐसा इंटीग्रेटेड संकिंट डिजाइन सिम्यलेशन सॉफ्टवेयर तैयार किया है. जिसकी सहायता से चंद मिनटों में किसी भी इलेक्टानिक गैजेटस का कंप्यटरीकत डिजाइन बन सकेगा। इस खोज से आइआइटी कानपर यएसए के मैसाचसेटस इंस्टीटवट ऑफ

टेक्नालाजी (एमआइटी) के बाद इंटीग्रेटेड सकिंट डिजाइन सिम्यलेशन सॉफ्टवेयर तैयार करने वाला दनिया का आडआइटी प्रोफेसर ने वनाया इंटीग्रेटेड सकिंट डिजाइन सिम्युलेशन सॉफ्टवेयर

अब झटपट बनेंगे इलेक्ट्रॉनिक उपकरण



तैयार किया। अनुसंधान एवं विकास के

रक्षा क्षेत्र और अंतरिक्ष कार्यकम में सहयोग प्रो. चौहान के मुताबिक साफ्टवेयर से रक्षा क्षेत्र और अंतरिक्ष कार्यक्रम में काफी सहयोग मिलेगा। 5जी के हाई स्पीड एम्पलीफायर बनाने में मदद मिलेगी। चालकरहित कार, रिमोट

सर्जरी आदि बनाना संभव हो जाएगा।

बनाया सकिट सिम्यूलेशन साफ्टवयर माडल

अंतरिक्ष, रक्षा व पावर क्षेत्र के लिए उपयोगी होगा सिम्यलेशन पर्व में रामानजन फेलो सहित कई सम्मानएवार्ड से सम्मानित प्रो.योगेश कमार चौहान ने वताया कि संबंधित सेमी कंडक्टर व साफ्टवेयर पावर एम्प्लीफायर अंतरिक्ष अनसंधान के लिए उपयोगी होगा। संबंधित उपकरणों की उत्पादन लागत कम की जा सकेगी व पावर उपकरणों की कार्यकशलता एक्यरेसी वढेगी। भविष्य के 5 जी तकनीक के लिए भी यह काफी उपयोगी होगा। अंतरिक्ष

अनसंधान के क्षेत्र में काम आने वाले

उपकरणों की कार्यकशलता वढाने में यह

सहायक सिद्ध होगा।

तर का अनुदान क विज्ञान के रेतः साफ्टवेयर जान के साधारण । है। किसी भी का कैसा डिजाइन सकी आसानी से

कों को हर साल

🔳 सहारा न्यूज ब्युरो

कानपुर ।

आईआईटी, कानपुर (आईआईटीके) संयुक्त राज्य अमरीका के मैसाच्युट्स इंस्टीट्युट ऑफ टेक्नालॉजी के वाद इंटीगेटेड सर्किट डिजाइन सिम्यलेशन सॉफ्टवेयर तैयार करने वाला दुनिया का दुसरा संस्थान वन गया है। यह सॉफ्टवेयर इंडस्टी के क्षेत्र में मील का पत्थर सावित होगा। कई सालों के कठोर परिश्रम के वाद संस्थान ने यह सफलता पायी है।

आस्ट्रेलियन सहयोगी सौरभ खंडेलवाल ने इस

मॉडल को तैयार करने में कडी मेहनत की। अनसंधान

एवं विकास के लिए दोनों वैज्ञानिकों को सीएमसी

दारा प्रतिवर्ष 70 हजार यएम डॉलर का अनदान

संस्थान के प्रो.योगेश -चौहान ने आस्टेलियन सहयोगी संग मिल तैयार किया डिजाइन आईआईटीके संस्थान के विद्यत अभियांत्रिकी विभाग के प्रो. योगेश सिंह वौहान एमआईटी प्रो.योगेश सिंह चौहान की अगवाई में डिजाइन सिम्यलेशन तैयार किया गया है। प्रो.चौहान व उनके

अमरीका के बाद सिम्युलेशन बनाने वाला दुसरा संस्थान

आगे अनुसंधान के लिए सीएमएसी देगा 70 हजार युएस डॉलर प्रति वर्ष

स्वीकत किया गया है। इस परियोजना के तहत शोध कार्य लंबे समय 10-15 वर्षी तक चलने की संभावना है। प्रो.चौहान एवं उनकी टीम इसरो व डीआरडीओ के साथ मिलकर परीक्षण मॉडल तथा जीएएन उपकरणों के विकास के लिए भी कार्य कर रही है। वताया जाता है कि जीएएन सेमी कंडक्टर उपकरण वनाने वाली कंपनियां इस टीम के दारा विकसित मॉडल से वास्तविक उत्पादन करने से पहले अपने सर्किट का परीक्षण कर पाएंगे। इसे जीएएन सेमीकंडक्टर उपकरणों की लागत में कमी लायी जा सकेगी। पावर डिवाइसेज में जीएएन सेमी कंडक्टर का उपयोग किये जाने से ऊर्जा की वचत होगी व उसकी क्षमता वढेगी। वर्तमान में सिलिकान सेमीकंडक्टर का वहत प्रचलन है, किन्तु शीघ्र ही जीएएन का उपयोग इसके विकल्प के रूप में कई एप्लीकेशन में होने में की उम्मीद जतायी जा रही है। इसके अलावा संस्थान के विद्यत 🛛 छोष पेज 13

07/12/2018

GaN Attractions & Avenues

Size Comparison GaN

Size comparison of Si power MOSFET with GaN HEMT from EPC for same performance



2018



Industry players for power applications as of 2012

RF Market



Power Transistor Market



GaN Properties

		Si	GaAs	4H-SiC	GaN
ohnson's figure of —— merit	$E_g(eV)$	1.1	1.42	3.26	3.39
	n_i (cm ⁻³)	1.5×10 ¹⁰	1.5×10 ⁶	8.2×10-9	1.9×10 ⁻¹⁰
	Er	11.8	13.1	10	9.0
	μ_n (cm ² /Vs)	1350	8500	700	1200(Bulk) 2000(2DEG)
	Vsat (107cm/s)	1.0	1.0	2.0	2.5
	Ebr (MV/cm)	0.3	0.4	3.0	3.3
	Θ(W/cm K)	1.5	0.43	3.3-4.5	1.3
	$JM = \frac{E_{br}v_{sat}}{2\pi}$	1	2.7	20	27.5





Device characteristics:

- High Breakdown Voltage (V_{BR})
- Low ON Resistance (R_{ON})
GaN HEMT

Some interesting features of III-nitride system:

- Wide bandgap
- High 2-DEG charge density
- High electron mobility
- High breakdown voltage
- Excellent thermal conductivity
- High power density per mm of gate periphery
- GaN HEMTs are able to operate in high frequency, high power as well as high temperature device applications



High Power Switching applications





- Small terminal capacitances
- Less reverse recovery charge
- Power loss is low

[X. Huang, et al., IEEE TPEL, 29 (5), 2453 (2014)]

GaN HEMT Structure



AlGaN/GaN Hetero-structure

- The AlGaN/GaN hetero-structure is used to take advantage of the two dimensional electron gas (2-DEG)
- AlGaN/GaN materials create piezoelectric and spontaneous polarization effects using an un-doped hetero-interface



Field Plates



Field Plated Structure

S

AlGaN

Field-plate

length

(a)



(b)

07/12/2018

[H Huang, et al., IEEE TPEL, 29 (5), 2164 (2014)]

 C_{gd} and C_{ds}

Yogesh S. Chauhan, IIT Kanpur

41

[W. Saito et al., IEEE TED, 50 (12), 2528 (2003)]

Modeling GaN! Characterizations Appropriate Parameter (Static/Pulse I-V, Model Model Validation Extraction CV. (Angelov, EEHEMT (IC-CAP, ADS, etc.) S-Parameter) CFET, etc.) 0.25 Modeling Strategy 0.15 Optimization/ ARRANGESTI PARTY. 0.10-Tuning CONTRACTOR OF 0.05 *********** 0.00 -0.05 0 2 3 5 6 Advanced Testing (Load Pull Approx. Number Electrothermal Geometry **Original Device** Pulse RF Measurements Acceptable **4**-----Time Domain of Parameters (Rth-Cth) Model **Scalability Built-In FET Models** Context Model Digital Modulation) Curtice3 [12] 59 No No GaAs MESFET Motorola Electrothermal (MET) [25] Yes 62 Yes LD MOSFET CMC (Curtice/ Modelithics/Cree) [26] Yes 55 Yes LD MOSFET **Existing Models** BSIMSOI3 [24] 191 Yes Yes SOI MOSFET HEMT CFET [5] 48 Yes Yes EEHEMT [13] HEMT 71 No Yes Angelov [14] Yes HEMT/MESFET 80 No Angelov GaN [11] 90 Yes No HEMT HEMT Auriga [4] 100 Yes Yes

Modeling Continued... Angelov model $g_m = g_{mpk} (1 - tanh^2[p_{1m}(V_{gs} - V_k)])$ $I_{ds} = I_{pks} (1 + tanh(\psi_p)) tanh(\alpha V_{ds}) (1 + \lambda V_{ds})$ $\psi_p = P_{1m} (V_{gs} - V_{pk0}) + P_2 (V_{gs} - V_{pks})^2 + P_3 (V_{gs} - V_{pksm})^3$





Angelov Model Deficiencies

- Emperical model with ~ 90 parameters
- Fails to capture non-linear behaviour and harmonic accuracy in power circuits
- Challenging to use for multiple device dimensions



Status of Compact Model – GaN HEMT



Advanced SPICE Model for GaN HEMT device

CMC candidate models for industry standardization (Two models selected as industry standard) •ASM-GaN model: Our Model (Y. S. Chauhan, IITK & S. Khandelwal, MQ) •MIT MVSG model: MIT, Prof. D. Antoniadis

Advantages of SP-Based Model

- Better Model Scalability
- Device Insight
- Better Statistical Behavior
- Accurate Charges and Capacitances
- Better Temperature Scalability
- Less number of parameters
- Easier parameter extraction
- Uses a single expression for all regions
- Inherent Model Symmetry

ASM-HEMT Model Overview

07/12/2018



Core Model & Parameters



Real Device Effects Incorporated into the Model



Core Model Parameters

Parameter	Description	Extracted Value
V _{OFF}	Cutoff Voltage	-2.86 V
N _{FACTOR}	Subthreshold Slope Factor	0.202
C _{DSCD}	SS Degradation Factor	$0.325 V^{-1}$
${\eta}_0$	DIBL Parameter	0.117
U ₀	Low Field Mobility	33.29 mm ² /Vs
N _{SOACCS}	AR 2DEG Density	$1.9e + 17 / m^2$
V _{SATACCS}	AR saturation velocity	157.6e + 3 cm/s
R_{TH0}	Thermal Resistance	22 Ω

 $I_{ds} = \frac{\mu_{eff}}{\sqrt{1 + \theta_{sat}^2 \psi_{ds}^2}} \frac{W}{L} C_g N_f \left[V_{go} - \left(\frac{\psi_s + \psi_d}{2}\right) + V_{th} \right] \times \psi_{ds} (1 + \lambda V_{ds})$

Access Resistance Model $I_{ds,acc} = \frac{R_{c}}{W \cdot N_{f}} + \frac{L_{acc}}{W \cdot N_{f} \cdot q \cdot N_{S0ACCS} \cdot U_{0ACCS}} \times \left(1 - \left(\frac{I_{ds}}{W \cdot N_{f} \cdot N_{S0ACCS} \cdot V_{SATACCS}}\right)^{2}\right)^{-1/2}$ Yogesn S. Chaunan, III Kanpur 47



DC-Parameter Extraction



Nonlinear source/drain access region resistance model





Fig.: Nonlinear variation of source/ drain access resistances with Ids extracted from TCAD simulation and comparison with model.

R_{d/s} Model Validation with Measurement



Different slopes in g_m - V_g : self-heating governs the first slope while velocity saturation in access region affects second slope.



Fig.: (a) Ids-Vds, (b) g_{ds} and (c) reverse Ids-Vds fitting with experimental data. The non-linear $R_{s/d}$ model shows correct behavior for the higher Vg curves in the Id - Vd plot.

Modeling of Temperature dependence

 $R_{d/s}$ increases significantly with increase in temperature.

0.8

0.7

0.6

Drain Current (A) 70 0.7 70 0.7 70 0.7

0.1

0

Temperature = 100 °C

Vg from -3.5 to 3 V @ 0.5 V step

Measuremen

2

6

Drain Voltage (V)

8

10

0.8

0.6

Drain Current (A) 70

0.0

-5

-4

Temperature = 100 °C

Measurement Model

-3

-2

-1

Gate Voltage (V)

0

3

Vd = 0.1, 0.5, 1 and 10 V

2-DEG charge density in the drain or source side access region:

$$n_{s0}(T) = NS0ACC \cdot \left(1 - KNS0 \cdot \left(\frac{T}{TNOM} - 1\right)\right)$$

Saturation Velocity:

$$V_{sat}(T) = VSATACCS \cdot [1 + ATS(T - TNOM)]$$

Electron Mobility: $\mu_{acc}(T) = U0ACC \cdot \left(\frac{T}{TNOM}\right)^{UTEACC}$



Modeling of Field-Plates in HEMTs

14

12

Ciss (pF)

8

2.5

2.0

Crss (pF) 0.1 0

0.5

0.0

Yogesh S. Cl

0

(bF)

-75

Gate Voltage (V)

-60

T = 25", 50", 100° and 150° C

V_ = -15 V

Lines - Model

Symbols - Measured Data

32

Drain Voltage (V)

48

16

-45

Gate Voltage (V)

-30

Drain Voltage (V)

64

80









80

07/12/2018

Current Collapse

On-state current temporarily reduced following off-state stress



Also known as dynamic R_{on}

- On-state resistance depends on recent history of device biasing



Source: Stephen Sque - ESSDERC tutorial Sept. 2013 07/12/2018

Trap Model



Pulsed-IV Scheme used to simulate the P-IV Characteristics in IC-CAP

 $\begin{aligned} V_{OFF}(Trap) &= V_{OFF} + (V_{OFFTR} \cdot V_{trap2}) \\ \eta_0(Trap) &= \eta_0 + (\eta_{0TR} \cdot V_{trap2}) \\ C_{DSCD}(Trap) &= C_{DSCD} + (C_{DSCDTR} \cdot V_{trap2}) \\ R_{ds}(Trap) &= R_{ds} - (R_{TR1} \cdot V_{trap1}) + (R_{TR2} \cdot V_{trap2}) \end{aligned}$



DC I-V Results from Toshiba Power GaN Transistor

Room Temperature Id-Vd Plots



Room Temperature Id-Vg Plots



Other temperatures

IdVd @ -20 deg C 1.0 0.8 0.6 (¥) PI _{0.4} 2 10 vd [E+0]

Rev IdVd @ T=150 C



Rev IdVd @ T=-20 C



Temperature Scaling



RF Measurements S-Parameters

- Easy for high frequencies (hard to do open/short for Z/Y)
- Calculate other quantities
- Cascadable
- Transformation
- Compatibility with simulation tools





VNA Architecture



RF Model & Extraction (i)

- Model ullet
 - Core surface potential based PDK
 - Access region resistances included in core



2.6SD

SMF

SMF

RF Parameter Extraction (ii)



RF Parameter Extraction (iii)





[1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Power Amplifier Design Goals



$$Gain = \frac{P_{out}}{P_{in}}$$

$$PAE = \frac{P_{out} - P_{in}}{P_{dc}}$$

$$Drain Efficiency = \frac{P_{out}}{P_{dc}}$$

Load Pull Technique Helps us:

- Determine Optimum load impedance for maximum Pout and PAE performance
- Matching networks
- Understand tradeoffs!





Large-Signal Model Validation



[1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Validation – Real & Imag Loads



Pout & PAE against load reactance (imaginary load)

• Fairly accurate in predicting the maxima for Pout & PAE

[1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep. [2017]

Validation – Drive-up (HB)





	Frequency	10 mA/mm	100 mA/mm
Max.PAE	f_0	22.46 + <i>j</i> 38.54	30.53 + <i>j</i> 34.35
	f_1	40.61 – <i>j</i> 93.39	37.32 <i>– j</i> 73.44
	f_2	11.39 <i>– j</i> 0.07	14.77 + j10.83
Max. P _{OUT}	f_0	19.57 + <i>j</i> 22.83	19.57 + <i>j</i> 22.83
	f_1	253.48 – <i>j</i> 65.72	253.48 – <i>j</i> 65.72
	f_2	15.66 – <i>j</i> 31.21	15.66 – <i>j</i> 31.21

[1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Statistical Simulation using Model

- The need for a statistical simulations
 - Variation in device performance \bullet
 - Obtain a production-level yield-oriented optimized ${}^{\bullet}$ circuit design



	Para	umeter List	
Model Eleme	ent	Des	scr
W			W
L			Lei
LSCDC		Access	re

Model Element	Description	
W	Width	
L	Length	
$L_{SG,DG}$	Access region length	
T_{BAR}	AlGaN Barrier Thickness	
V _{OFF}	Cutoff Voltage	
U ₀	Low Field Mobility	
N _{FACTOR}	Subthreshold Slope Factor	
η_0	DIBL Parameter	
N _{S0ACCS/D}	AR 2DEG Density	
V _{SATACCS/D}	AR saturation velocity	
R _{TH0}	Thermal Resistance	
R _{TRAP}	Trap Resistance	
C_{GS0}	Gate-Source Overlap Cap.	
C_{GD0}	Gate-Drain Overlap Cap.	
C_{DS0}	Drain-Source Overlap Cap.	

RC Circuit used for Trap Modeling

 R_{TRAP2}

 C_{TRAP2}

Monte Carlo Simulation

- Monte Carlo Controller
 - Number of trials = 250
 - Parameters included in simulation $V_{OFF}, C_{GSO}, C_{GDO} \& R_{TRAP}$

-2.80	250 0 0 8
-2.90	2.35
-2.92	2.30
-2.94	
0 25 50 75 100 125 150 175 200 225 250	0 25 50 75 100 125 150 175 200 225 250
No. of Monte Carlo Trial	No. of Monte Carlo Trial
17	D
V _{OFF}	<i>R_{TRAP}</i>
660	240
	235
620 620 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	
	220
580	· · · · · · · · · · · · · · · · · · ·
560	
0 25 50 75 100 125 150 175 200 225 2	50 0 25 50 75 100 125 150 175 200 225 250
0 23 30 13 100 123 130 113 200 223 2	No. of Monte Carlo Trial
No. of Monte Carlo Trial	No. of Monte Carlo Trial

2.55

Distribution of parameter values to carry out statistical simulation using Monte Carlo

for Monte Carlo Simulation		
Parameter	μ	$\sigma_{\%}$
V _{OFF}	-2.86 V	1
R _{TRAP}	2.4 Ω	2
C_{GS0}	610 <i>f F</i>	2
C_{GD0}	225 <i>f F</i>	2

Mean & standard deviation values used

Yogesh S. Chauhan, IIT Kanpur

-278

[1] S. A. Ahsan et al., Proc. IEEE Int. Conf. Emerging Electronics (ICEE), Mumbai, Dec. [2016]

Statistical Simulation Results



Pout, Gain & PAE & Idd for 250 trials of MC & measured data for a batch of 10 devices
Summary

- Physics: Physics-based fully analytical model for the GaN HEMTs
- Accuracy: Excellent agreement with the measured data @T, W and L
- Flexibility: Model is implemented in the Verilog-A code
 - Will be soon available in major commercial simulators
- For industry: ASM-GaN has been selected as industry standard model at Si2-CMC

Related Journal Publications

- 1. S. A. Ahsan, A. Pampori, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "A New Small-signal Parameter Extraction Technique for large gateperiphery GaN HEMTs", IEEE Microwave and Wireless Components Letters, Vol. 27, Issue 10, Oct. 2017.
- 2. S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Physics-based Multi-bias RF Large-Signal GaN HEMT Modeling and Parameter Extraction Flow", IEEE Journal of the Electron Devices Society, Vol. 5, Issue 5, Sept. 2017.
- 3. S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Pole-Zero Approach to Analyze and Model the Kink in Gain-Frequency Plot of GaN HEMTs", IEEE Microwave and Wireless Components Letters, Vol. 27, Issue 3, Mar. 2017.
- 4. S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Analysis and Modeling of Cross-Coupling and Substrate Capacitance in GaN HEMTs for Power-Electronic Applications", IEEE Transactions on Electron Devices (Special Issue), Vol. 64, Issue 3, Mar. 2017.
- 5. A. Dasgupta and Y. S. Chauhan, "Modeling of Induced Gate Thermal Noise in HEMTs", IEEE Microwave and Wireless Components Letters, Vol. 26, Issue 6, June 2016.
- 6. S. A. Ahsan, S. Ghosh, A. Dasgupta, K. Sharma, S. Khandelwal, and Y. S. Chauhan, "Capacitance Modeling in Dual Field Plate Power GaN HEMT for Accurate Switching Behaviour", IEEE Transactions on Electron Devices, Vol. 63, Issue 2, Feb. 2016.
- 7. A. Dasgupta, S. Khandelwal, and Y. S. Chauhan, "Surface potential based Modeling of Thermal Noise for HEMT circuit simulation", IEEE Microwave and Wireless Components Letters, Vol. 25, Issue 6, June 2015.
- 8. S. Ghosh, A. Dasgupta, S. Khandelwal, S. Agnihotri, and Y. S. Chauhan, "Surface-Potential-Based Compact Modeling of Gate Current in AlGaN/GaN HEMTs", IEEE Transactions on Electron Devices, Vol. 62, Issue 2, Feb. 2015.
- 9. A. Dasgupta, S. Khandelwal, and Y. S. Chauhan, "Compact Modeling of Flicker Noise in HEMTs", IEEE Journal of Electron Devices Society, Vol. 2, Issue 6, Nov. 2014.
- 10. S. Khandelwal, C. Yadav, S. Agnihotri, Y. S. Chauhan, A. Curutchet, T. Zimmer, J.-C. Dejaeger, N. Defrance and T. A. Fjeldly, "A Robust Surface-Potential-Based Compact Model for GaN HEMT IC Design", IEEE Transactions on Electron Devices, Vol. 60, Issue 10, Oct. 2013.
- 11. S. Khandelwal, Y. S. Chauhan, and T. A. Fjeldly, "Analytical Modeling of Surface-Potential and Intrinsic Charges in AlGaN/GaN HEMT Devices", IEEE Transactions on Electron Devices, Vol 59, Issue 8, Oct. 2012.

Related Conference Publications

S. Khandelwal, S. Ghosh, S. A. Ahsan and Y. S. Chauhan, "Dependence of GaN HEMT AM/AM and AM/PM Non-Linearity on AlGaN Barrier Layer Thickness", IEEE Asia Pacific Microwave Conference (APMC), Kuala Lumpur, Malaysia, Nov. 2017.

S. A. Ahsan, S. Ghosh, S. Khandelwal and Y. S. Chauhan, "Surface-potential-based Gate-periphery-scalable Small-signal Model for GaN HEMTs", IEEE Compound Semiconductor IC Symposium (CSICS), 2. Miami, USA, Oct. 2017.

S. Ghosh, S. A. Ahsan, A. Dasgupta, S. Khandelwal, and Y. S. Chauhan, "GaN HEMT Modeling for Power and RF Applications using ASM-HEMT", IEEE International Conference on Emerging Electronics 3. (ICEE), Mumbai, India, Dec. 2016.

S. Ghosh, A. Dasgupta, A. K. Dutta, S. Khandelwal, and Y. S. Chauhan, "Physics based Modeling of Gate Current including Fowler-Nordheim Tunneling in GaN HEMT", IEEE International Conference on 4. Emerging Electronics (ICEE), Mumbai, India, Dec. 2016.

S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Statistical Simulation for GaN HEMT Large Signal RF performance using a Physics-based Model", IEEE International Conference on Emerging 5. Electronics (ICEE), Mumbai, India, Dec. 2016.

A. Dasgupta, S. Ghosh, S. A. Ahsan, S. Khandelwal, N. Defrance, and Y. S. Chauhan, "Modeling DC, RF and Noise behavior of GaN HEMTs using ASM-HEMT Compact Model", IEEE International 6. Microwave and RF Conference (IMaRC), Delhi, India, Dec. 2016.

7. S. A. Ahsan, S. Ghosh, A. Dasgupta, S. Khandelwal, and Y. S. Chauhan, "ASM-HEMT: Advanced SPICE Model for Gallium Nitride High Electron Mobility Transistors", International Conference of Young Researchers on Advanced Materials (ICYRAM), Bangalore, India, Dec. 2016. 7.

S. Ghosh, S. A. Ahsan, S. Khandelwal and Y. S. Chauhan, "Modeling of Source/Drain Access Resistances and their Temperature Dependence in GaN HEMTs", IEEE Conference on Electron Devices and 8. Solid-State Circuits (EDSSC), Hong Kong, Aug. 2016.

S. A. Ahsan, S. Ghosh, S. Khandelwal and Y. S. Chauhan, "Modeling of Kink-Effect in RF Behaviour of GaN HEMTs using ASM-HEMT Model", IEEE Conference on Electron Devices and Solid-State Circuits 9. (EDSSC), Hong Kong, Aug. 2016.

R. Nune, A. Anurag, S. Anand and Y. S. Chauhan, "Comparative Analysis of Power Density in Si MOSFET and GaN HEMT based Flyback Converters", IEEE International Conference on Compatibility and 10. Power Electronics, Bydgoszcz, Poland, June 2016.

S. Agnihotri, S. Ghosh, A. Dasgupta, A. Ahsan, S. Khandewal, and Y. S. Chauhan, "Modeling of Trapping Effects in GaN HEMTs", IEEE India Conference (INDICON), New Delhi, India, Dec. 2015. 11.

S. Ghosh, S. Agnihotri, S. A. Ahsan, S. Khandelwal, and Y. S. Chauhan, "Analysis and Modeling of Trapping Effects in RF GaN HEMTs under Pulsed Conditions", International Workshop on Physics of 12. Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.

S. Agnihotri, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Impact of Gate Field Plate on DC, C-V, and Transient Characteristics of Gallium Nitride HEMTs", International Workshop on Physics of 13. Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.

K. Sharma, S. Ghosh, A. Dasgupta, S. A. Ahsan, S. Khandelwal, and Y. S. Chauhan, "Capacitance Analysis of Field Plated GaN HEMT", International Workshop on Physics of Semiconductor Devices 14. (IWPSD), Bangalore, India, Dec. 2015.

S. A. Ahsan, S. Ghosh, J. Bandarupalli, S. Khandelwal, and Y. S. Chauhan, "Physics based large signal modeling for RF performance of GaN HEMTs", International Workshop on Physics of Semiconductor 15. Devices (IWPSD), Bangalore, India, Dec. 2015.

S. Khandelwal, S. Ghosh, Y. S. Chauhan, B. Iniguez, T. A. Fjeldly and C. Hu, "Surface-Potential-Based RF Large Signal Model for Gallium Nitride HEMTs", IEEE Compound Semiconductor IC Symposium 16. (CSICS), New Orleans, USA, Oct. 2015.

S. A. Ahsan, S. Ghosh, K. Sharma, A. Dasgupta, S. Khandelwal, and Y. S. Chauhan, "Capacitance Modeling of a GaN HEMT with Gate and Source Field Plates", IEEE International Symposium on 17. Compound Semiconductors (ISCS), Santa Barbara, USA, June 2015.

A. Dasgupta and Y. S. Chauhan, "Surface Potential Based Modeling of Induced Gate Thermal Noise for HEMTs", IEEE International Symposium on Compound Semiconductors (ISCS), Santa Barbara, 18. USA, June 2015.

S. Khandelwal, Y. S. Chauhan, B. Iniguez, and T. Fjeldly, "RF Large Signal Modeling of Gallium Nitride HEMTs with Surface-Potential Based ASM-HEMT Model", IEEE International Symposium on 19. Compound Semicondúctors (ISCS), Santa Barbara, USA, June 2015. (Invited)

20. A. Dasgupta, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "ASM-HEMT: Compact model for GaN HEMTs", IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Singapore, June 2015. K. Sharma, A. Dasgupta, S. Ghosh, S. A. Ahsan, S. Khandelwal, and Y. S. Chauhan, "Effect of Access Region and Field Plate on Capacitance behavior of GaN HEMT", IEEE Conference on Electron Devices 21. and Solid-State-Circuits (EDSSC), Singapore, June 2015. 10-564te 2015. Yogesh S. Chauhan, IIT Kanpur S. Ghosh, K. Sharma, S. Khandelwal, S. Agnihotri, T. A. Fjeldly, F. M. Yigletu, B. Iniguez, and Y. S. Chauhan, "Modeling of Temperature Effects in a Surface-Potential Based ASM-HEMT model", IEEE

22. International Conference on Emerging Electronics (ICEE), Bangalore, India, Dec. 2014.

Acknowledgements



Past Students:

- S. Aamir Ahsan (NYU)
- Chandan Yadav (Bordeaux)

Collaborators: UCB, MQ, IITK

• Avirup Dasgupta (UCB)

Funding Sources: DST, SERB, CSIR, ISRO DST-Nanomission SRC-USA, IBM, UCB



Device Characterization Lab

DC IV, CV, Pulsed and RF Characterization

Publications:

	2018	2017	2016	2015	2014	2013
Books	1*			1		
Journal	20*	19	18	9	5	3
Conference	10	11	30	30	8	4

07/12/2018

Yogesh S. Chauhan, IIT Kanpur