

Physics and Modeling of Nano-Transistors

Dr. Yogesh S. Chauhan
 Professor
 Department of Electrical Engineering
 IIT Kanpur, India
 Email: chauhan@iitk.ac.in
 Homepage – <http://home.iitk.ac.in/~chauhan/>

Outline

- Compact Modeling
- Bulk MOSFET and FinFET
- Negative Capacitance FET
- ASM-GaN-HEMT Model



06/15/2020 Yogesh Chauhan, IITK 2

My Group and Nanolab


Current members – 35

- Postdoc – 4
- Ph.D. – 19
- Ten PhD graduated

	2020	2019	2018	2017	2016
Books		1			1
Journal	9	14	20	19	18
Conference	8	15	19	11	30

Device Characterization Lab
 - Pulsed IV/RF
 - PNA-X 43.5GHz
 - High Power IV
 - Load Pull



Yogesh Chauhan, IITK

Alumni (PhD) of Nanolab

S. No.	Year	Name	Current Status
10.	2020	Girish Pahwa	Postdoc at UC Berkeley
9.	2020	Shantanu Agnihotri	Asst. Prof. at PEC Chandigarh
8.	2020	Chetan Gupta	Micron Hyderabad
7.	2018	Priyank Rastogi	Intel Bangalore
6.	2018	Prateek Jain	Postdoc at IIT Bombay
5.	2018	Avirup Dasgupta	Postdoc at UC Berkeley
4.	2017	Sheikh Aamir Ahsan	Asst. Prof. at NIT Srinagar
3.	2017	Chandan Yadav	Asst. Prof. at NIT Calicut
2.	2017	Harshit Agarwal	Asst. Prof. at IIT Jodhpur
1.	2017	Pragya Kushwaha	SAC, ISRO

06/15/2020 Yogesh Chauhan, IITK 4

Compact Modeling – Industrial Research

- Bulk MOSFET Modeling (DC to RF)
 - BSIM4 and BSIM6
- Partially Depleted SOI MOSFET Modeling (DC to RF)
 - BSIM-SOI
- Multigate MOSFET Modeling
 - FinFET & Nanowire Transistor – BSIM-CMG
 - Fully Depleted SOI (FDSOI) Transistor– BSIM-IMG
- High Voltage LDMOS Modeling using BSIM6 – BSIM-HV
- GaN HEMT Modeling
 - ASM-HEMT: industry standard
- DC, CV and RF Characterization
 - All models are validated on measured data
- Working as BSIM Group member/consultant

06/15/2020 Yogesh Chauhan, IITK 5

Joint Development & Collaboration



06/15/2020 Yogesh Chauhan, IITK 6

Spectrum of Approaches to Analyzing Electronic System

The "Big Picture"

06/15/2020 Source: Xing Zhou, NTU Yogesh Chauhan, IITK 7

Circuit simulation

- **Circuit simulation is an important part of any design process.**
- Explosive growth of integrated circuit market in the 1970's resulted in the rise of importance of circuit simulation.
 - **With integrated circuits, prototypes were expensive to build and difficult to troubleshoot.**
 - **As designs became larger and more complicated, the need to use circuit simulators increased.**
- **Time to market and cost.**

06/15/2020 Yogesh Chauhan, IITK 8


SPICE Simulation

- **SPICE (Simulation Program with Integrated Circuits Emphasis)** is a powerful general purpose **circuit simulation** program that is used to verify circuit designs and to predict the circuit behavior.
- SPICE was originally developed at the Electronics Research Laboratory of the University of California, Berkeley in early part of 1970.
- SPICE can do several types of circuit analyses.
 - Non-linear DC / Transient analysis, Linear AC Analysis
 - Noise analysis, Sensitivity analysis, Distortion analysis


06/15/2020 Yogesh Chauhan, IITK 9

SPICE Development


- **SPICE** was developed out of a graduate **class project** at University of California, Berkeley



Laurence W. Nagel



Ronald A. Rohrer



Donald O. Pederson

L. W. Nagel and D. O. Pederson, "SPICE (Simulation Program with Integrated Circuit Emphasis)," Memorandum No. ERL-M382, University of California, Berkeley, Apr. 1973. <http://www.eecs.berkeley.edu/Pub/TechRpt/1973/22871.html>

06/15/2020 10

SPICE and Device Models

that are diagonal elements of the nodal admittance matrix would be sequential spread of circuit definition and its negative side effect

Don Pederson correctly recognized that device models, not internal algorithms, were the keys to the success of a circuit simulation program.

adequate as pivot choices in effect- ing its factorization into lower and the engineering intuition of c: designers.

Ron Rohrer
Special Issue on 40th Anniversary of SPICE

SPRING 2011 **IEEE SOLID-STATE CIRCUITS MAGAZINE**


06/15/2020 Yogesh Chauhan, IITK 11

Model Types

- **Look Up Table** – Store measured or simulated data in a table.
- **Physical model** generally does not have parameters but does not fit with data accurately.
- **Empirical models** are mathematical models written to reflect measured characteristics
 - Angelov model for HEMT
- **Compact SPICE models are the physics based model but parametrized to fit measured data.**

06/15/2020 Yogesh Chauhan, IITK 12


What is a Compact Model?



06/15/2020 Yogesh Chauhan, IITK 13

Compact model complexity: What's so hard about fitting Curves?

$I = V/R$ is a compact model for a resistor



$$I = V / ((\alpha_0 + TCR \cdot (V_{TR} + T + TR - 25)) \cdot (L_{diff}) / (W_{eff}))$$

$$W_{eff} = W + dW$$

$$L_{diff} = L + dL$$

$$J_{th} = V \cdot I$$

$$R_{th} = R_{th0} / (L_{diff} \cdot W_{eff}) + R_{th1} / (L_{diff} \cdot W_{eff}) + R_{th2}$$


Add: Geometric Scaling
Temperature Scaling
Self Heating

06/15/2020 Yogesh Chauhan, IITK 14

PDK and Compact Model

06/15/2020 Yogesh Chauhan, IITK 15


Enablers of a silicon chip design



06/15/2020 Yogesh Chauhan, IITK 16

Source: David HARAME et al. IBM J. RES. & DEV. MARCH/MAY 2003

Compact Modeling or SPICE Modeling



Medium of information exchange

- Good model should be
 - **Accurate:** Trustworthy simulations.
 - **Simple:** Parameter extraction is easy.
- Balance between accuracy and simplicity depends on end application




- **Excellent Convergence**
- **Simulation Time** – ~μsec
- **Accuracy requirements**
 - ~ 1% RMS error after fitting
- **Example:** BSIM-BULK, BSIM-CMG, BSIM-IMG

06/15/2020 Yogesh Chauhan, IITK 17

Industry Standard Compact Models

- Standardization Body – **Compact Model Coalition**
- CMC Members – EDA Vendors, Foundries, IDMs, Fabless, Research Institutions/Consortia

06/15/2020 Yogesh Chauhan, IITK 18



- ### Outline
- Compact Modeling
 - Bulk MOSFET and FinFET
 - Negative Capacitance FET
 - ASM-GaN-HEMT Model
- 06/15/2020 Yogesh Chauhan, IITK 22

Bulk MOSFET

- Drain current in MOSFET (ON operation)

$$I_{ON} = \mu \frac{W}{L} C_{ox} \frac{1}{2} (V_{DD} - V_{TH})^2$$
- Drain current in MOSFET (OFF operation)

$$I_{OFF} \propto 10^{\left(\frac{V_{GS} - V_{TH}}{S}\right)}$$

$C_{ox} = \epsilon_{ox} / t_{ox} = \text{oxide cap.}$
 $S = \text{Subthreshold slope}$
- Desired
 - High I_{ON} ($\downarrow L, \uparrow C_{ox}, \uparrow V_{DD} - V_{TH}$)
 - Low I_{OFF} ($\uparrow V_{TH}, \uparrow S$)

06/15/2020 Yogesh Chauhan, IITK 23



Technology Scaling

- Each time the minimum line width is reduced, we say that a new **technology node** is introduced.
- Example: 90 nm, 65 nm, 45 nm
 - Numbers refer to the minimum metal line width.
 - Poly-Si gate length may be even smaller.

06/15/2020 Yogesh Chauhan, IITK Figure source - Wikipedia 24

IC industry for >40 years

- Closer distance between elements – *Pitch*
 - *Faster* signal transfer and processing rate
- For the same Chip size (or cost), *more functionality*
- *Mass production* – Wafer size doubled every 10 years.
- Use less energy (or *power*) for same function
- In the last 45 years since 1965
 - *Price* of memory/logic gates has dropped 100 million times.
- The primary engine that powered the proliferation of electronics is “*miniaturization*”.
- More circuits on each wafer → cheaper circuits.
- Miniaturization is key to the improvements in *speed and power consumption* of ICs.







It's not technology! → It's economy.

06/15/2020 Yogesh Chauthan, IITK 25


Technology Trend

2003 90 nm	2005 65 nm	2007 45 nm	2009 32 nm	2011 22 nm
---------------	---------------	---------------	---------------	---------------



45 nm Process Technology	32 nm Process Technology	22 nm Process Technology
--------------------------	--------------------------	--------------------------




06/15/2020 Yogesh Chauthan, IITK Source: www.intel.com

Wasn't that smooth ride?

- Where is the bottleneck?


$$I_{ON} = \mu \frac{W}{L} C_{ox} \frac{1}{2} (V_{DD} - V_{TH})^2$$

- V_{TH} and Subthreshold Slope can't be decreased



06/15/2020 Yogesh Chauthan, IITK 27



Thin Depletion Layer - Problem



- $Q_G = Q_i + Q_b$
- Charge sharing

06/15/2020 Yogesh Chauthan, IITK 28


Short Channel – Big Problem

MOSFET becomes “resistor” at small L.

Chenming Hu, “Modern Semiconductor Devices for ICs” 2010, Pearson
06/15/2020 Yogesh Chauthan, IITK 29

Making Oxide Thin is Not Enough



Gate cannot control the leakage current paths that are far from the gate.

06/15/2020 Yogesh Chauthan, IITK 30

What can we do?

06/15/2020 Yogesh Chauhan, IITK 31

MOSFET in sub-22nm era

FinFET FDSOI

New Transistor Grows in the Third Dimension
The new FinFET transistor provides higher performance by increasing the conductive area between the source and drain regions of the chip, allowing more current to flow through.

TRADITIONAL TRANSISTOR
Planar conductive area

NEW INTEL TRANSISTOR
Conductive area is expanded on three sides of a raised fin

Soitec announces industrial readiness of complete Fully Depleted (FD) platform – Key to higher performance for mobile consumer devices

New platform enables planar FD technology, the only planar solution to sustain Moore's law

From the Semicon West trade show, San Francisco, July 12, 2010 – The Soitec Group (Lunenburg, France), the world's leading supplier of engineered substrates for the microelectronic industry, announced today that the company is ready with the Ultra-Thin Buried Oxide (UTBOX) extension to its Ultra-Thin (UT) silicon-on-insulator (SOI) platform, thereby providing a robust substrate solution for chip designers tackling the performance, power and density challenges of mobile consumer devices: Fully Depleted (FD) planar transistors are now recognized as the right path on the CMOS roadmap for the 22nm generation and beyond. With FD planar transistor technology on UTBOX wafers, chip designers can enhance their usual design flows and techniques. High-volume capacity is available for the 22nm node at Soitec's manufacturing sites in France and Singapore.

"Soitec is ready with the UTBOX wafers for planar FD architectures: the infrastructure, the process maturity, yield and the capacity are all in place to support demand," said Soitec president and chairman, André-Jacques Auberton-Hervé. "Industry leaders confirm that FD planar technology is the right choice for mobile consumer products, which need higher performance without compromising power. Our UTBOX offering shows the critical role our materials play as the starting point for energy-efficient, state-of-the-art electronics."

06/15/2020 NY Times Yogesh Chauhan, IITK SOITEC 32

One Way to Eliminate Si Far from Gate

Thin body controlled By multiple gates.

FinFET body is a thin Fin.

N. Lindert et al., DRC paper II.A.6, 2001

06/15/2020 intel, IBM, tsmc Yogesh Chauhan, IITK 33

40nm FinFET – 1999

30nm Fin allows 2.7nm SiO₂ & undoped body riding random dopant fluctuation.

V_d = 0.05 V, 1.05 V

66mV/dec

06/15/2020 X. Huang et al., IEDM, p. 67, 1999 Yogesh Chauhan, IITK 34

Introduced New Scaling Rule

Leakage is well suppressed if **Fin thickness < L_g**

10nm L _g AMD 2002 IEDM	5nm L _g TSMC 2004 VLSI	3nm L _g KAIST 2006 VLSI
--------------------------------------	--------------------------------------	---------------------------------------



06/15/2020 Yogesh Chauhan, IITK 35

State-of-the-Art 14nm FinFET

Transistor Fin Improvement



Taller and Thinner Fins for increased drive current and performance

Source: Anandtech 36



- ### Outline
- Compact Modeling
 - Bulk MOSFET and FinFET
 - Negative Capacitance FET
 - ASM-GaN-HEMT Model
- 06/15/2020 Yogesh Chauhan, IITK 39

- ### BSIM-CMG and BSIM-IMG
- **Berkeley Short-channel IGFET Model**
 - **First industry standard SPICE model for IC simulation**
 - **Used by hundreds of companies for IC design since 1997**
 - **BSIM FinFET model became industry standard in March 2012**
- It's Free**
- 06/15/2020 Yogesh Chauhan, IITK 40



Short Channel (2D) Effects

$$\frac{1}{r} \frac{\partial}{\partial r} \left(\frac{\partial \psi}{\partial r} \right) + \frac{\partial^2}{\partial y^2} \psi = \frac{qN_a}{\epsilon_{si}}$$

- Along the channel – 2D
- Quasi-2D analysis

$$\frac{d^2 \psi_y}{dy^2} + \frac{V_a - V_b - \psi_c}{\lambda^2} = \frac{qN_a}{\epsilon_{si}}$$

Characteristic Length

$$\lambda = \sqrt{\frac{R^2}{4} + \frac{\epsilon_{ox}}{2\epsilon_{si}} R \cdot EOT}$$

- Similar expression for Double Gate and FinFET/Trigate
- Analytical expressions model
 - Threshold Voltage roll off
 - Drain induced barrier lowering (DIBL)
 - Sub-threshold swing degradation

06/15/2020 Yogesh Chauhan, IITK
Auth and Blumler, IEEE EDL, 2007

Quantum Mechanical Effects

- Predictive model for confinement induced V_{th} shift due to band splitting present in the model
- Can choose to use an effective t_{ox} that accounts for charge centroid behavior with bias
- Effective Width model that accounts for reduction in width for a triple / quadruple / surround gate structure

06/15/2020 Yogesh Chauhan, IITK
S. Venugopalan et al., IEEE TED, 2013

Verification: 30nm to 10µm FinFETs

Each curve is for one L_g
 Symbols: Data; Lines: BSIM-CMG Model

Drain Current (mA) vs Gate Voltage (V) and G_m (mA/V) vs Gate Voltage (V) for various L_g values.

06/15/2020 Yogesh Chauhan, IITK

Temperature Model verified for FinFET

Drain Current (μA) vs V_{gs} (V) and Drain Current (A) vs V_{gs} (V) for $L_g=60nm$ and 20 fins, showing increasing temperature from -50C to 200C.

06/15/2020 Yogesh Chauhan, IITK

FinFET's Various Complex Cross-Sections

TSMC, IEDM 2010; Leti, VLSI 2012; IBM, VLSI 2012; Toshiba VLSI 2012

Well = 2 x Fin_H + Fin_W

Tri-Gate NW, Ω -Gate NW

06/15/2020 Yogesh Chauhan, IITK

Prior Models Available for Two Simple Cross-Sections Only – Deductive model

1. Double-Gate FinFET:

Charge Equation:

$$V_G - V_{FB} + \frac{t_{ox}}{2\epsilon_{ox}} Q_d - V = -\frac{t_{ox}}{2\epsilon_{ox}} Q_c + \psi_T \ln \frac{Q_c(Q_c + Q_d) / (4\psi_T \epsilon_{si} / W_{si})}{q N_a^+ W_{si} [1 - \exp(-\frac{W_{si}}{4\psi_T \epsilon_{si}} (Q_c + Q_d))]}$$

2. Cylindrical FinFET:

Charge Equation:

$$V_G - V_{FB} + \frac{\ln(1+t_{ox}/R)}{2\epsilon_{ox}} Q_d C_F - V = -\frac{\ln(1+t_{ox}/R)}{2\epsilon_{ox}} Q_c C_F + \psi_T \ln \frac{-Q_c C_F + Q_c C_D / (4\psi_T \epsilon_{si})}{q N_a^+ + \psi_T R^2} + \psi_T \ln \frac{-Q_c C_F + Q_c C_D / (4\psi_T \epsilon_{si})}{1 - \exp(-\frac{Q_c C_F + Q_c C_D}{4\psi_T \epsilon_{si}})}$$

06/15/2020 Yogesh Chauhan, IITK

New Unified Model for Complex FinFET Cross-Sections – Inductive model

$$V_G - V_O - V_{CH} = -q_m + \ln(-q_m) + \ln\left(\frac{q_i^2}{e^{-q_i} - q_i - 1}\right)$$


$$V_O = V_{FB} - q_{dep} - \ln\left(\frac{2q_m^2 A_{ch}}{v_i^2 C_{ins} N_{ch}}\right)$$

$$q_i = (q_m + q_{dep}) \frac{A_{ch} C_{ins}}{\epsilon_{ch} W}$$

Model Parameters:
 Fin Area: A_{ch}
 Channel Doping: N_{ch}
 Channel Width: W
 Insulator Cap: C_{ins}

Unified Model for various Fin shapes

06/15/2020 Yogesh Chauhan, IITK



3D Model for Short Channel Effects

- SCEs are 3-D effects
 - Need to solve the 3-D Poisson's equation.
- DIBL Equations:** $\Delta V_{TH} = f(\vec{V}, \lambda)$ $SS = g(\vec{V}, \lambda)$
 - λ : characteristic field penetration length

$$\nabla^2 \psi(x, y, z) = -\frac{qN_{ch}}{\epsilon_{ch}}$$




Unified λ

$$\lambda \approx \sqrt{\frac{\epsilon_{ch} A_{ch}}{C_{ins}}}$$

$\lambda_{DG} \approx \sqrt{\frac{\epsilon_{ch} T_{ch} t_{ins}}{\epsilon_{ins}}}$ (K. Suzuki, FSI 1996)

$\lambda_{cyG} \approx \sqrt{\frac{2\epsilon_{ch} R^2 \ln(1 + \frac{t_{ins}}{R})}{\epsilon_{ins}}}$ (Yogesh Chauhan, IITK 1997)

06/15/2020 Yogesh Chauhan, IITK



FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard

FinFET Modeling for IC Simulation & Design
Using the BSIM-CMG Standard

Yogesh Singh Chauhan
Darsen Lu
Sriram Kumar Venugopalan
Sourabh Khandelwal
Juan Pablo Duarte
Navid Paydavosi
Ali Niknejad
Chenming Hu

Chapters

1. FinFET- from Device Concept to Standard Compact Model
2. Analog/RF behavior of FinFET
3. Core Model for FinFETs
4. Channel Current and Real Device Effects
5. Leakage Currents
6. Charge, Capacitance and Non-Quasi-Static Effect
7. Parasitic Resistances and Capacitances
8. Noise
9. Junction Diode Current and Capacitance
10. Benchmark tests for Compact Models
11. BSIM-CMG Model Parameter Extraction
12. Temperature Effects

Available online on Elsevier.

Industry Standard FDSOI Compact Model BSIM-IMG for IC Design

INDUSTRY STANDARD FDSOI COMPACT MODEL BSIM-IMG FOR IC DESIGN

CHENMING HU, SOURABH KHANDELWAL, YOGESH SINGH CHAUHAN, THOMAS BICKEL, JOSEF WATTEL, JUAN PABLO DUARTE, PRADYA KUSHNARAO AND HARSHI AGARWAL

Chapters

1. Fully Depleted Silicon on Oxide Transistor and Compact Model
2. Core Model for Independent Multigate MOSFETs
3. Channel Current Model With Real Device Effects in BSIM-IMG
4. Leakage Current and Thermal Effects
5. Model for Terminal Charges and Capacitances in BSIM-IMG
6. Parameter Extraction With BSIM-IMG Compact Model
7. Testing BSIM-IMG Model Quality
8. High-Frequency and Noise Models in BSIM-IMG

Future – 10nm and beyond

Transistor Pathway

SiGe Gate All Around (GAA) Vertical or Horizontal

- Improved electrostatics
- Precision etch and CMP
- Scaled metals
- High Aspect Ratio ALD

III-V FinFET

- Improved mobility
- Epi structure
- Bi-V gate interface
- New material CMP

Vertical TFET

- Improved SS
- Epi structure
- Multi-pass CMP
- Precision etch & CMP

Source: Applied Materials

Key points for 10nm and beyond

- Reduced leakage – Better sub-threshold slope
 - Ultra-thin channel
 - Electrostatic control → Nanosheet transistors
- Higher mobility channel
 - Si NMOS and PMOS
 - Ge PMOS
 - SiGe
 - III-V materials NMOS – InAs, InGaAs etc.?

$$I_{off}(nA) = 100 \frac{W}{L} 10^{-\frac{V_{TH}}{S}}$$

$$I_{dsat} = \frac{W}{2L} C_{ox} \mu_{eff} (V_{gs} - V_t)^2$$

InGaAs FinFET Modeling

- BSIM-CMG with the new Quantum Effects model used to model InGaAs FinFETs







L = 20 nm, H = 30 nm, W = 20 nm, Nfin = 4.


S. Khandelwal, J. P. Duarte, N. Paydavosi, Y. S. Chauhan, J. J. Gu, M. Si, P. D. Ye, and C. Hu, "InGaAs FinFET Modeling Using Industry Standard Compact Model BSIM-CMG", Workshop on Compact Modeling, 2014.

InGaAs FinFETs with Triangular Cross-section

T. Irisawa et al. IEDM 2013

Importance of accurate modeling of Quantum Effects






7nm & beyond – Would it be a smooth ride?

- Effects in ultra-thin Si/Ge/III-V Transistors
 - Quantum Capacitance
 - Charge centroid
 - Source to Drain Tunneling
 - Bandgap variation with thickness
 - Effective mass variation with thickness

06/15/2020

Yogesh Chauhan, IITK


68



06/15/2020

Yogesh Chauhan, IITK

69




06/15/2020

C. Yadav et al., submitted in Solid State Electronics.

Yogesh Chauhan, IITK


70



06/15/2020

Yogesh Chauhan, IITK







71



C. Yadav et al., Compact Modeling of Charge, Capacitance, and Drain Current in III-V Channel Double Gate FETs, IEEE TNANO, 2017.

Yogesh Chauhan, IITK

72



Subthreshold Swing

Amount of gate voltage required to change the current by 1-decade.

$$S = \frac{dV_{GS}}{d(\log I_{ds})}$$

$$S = \frac{\partial V_G}{\partial \log_{10} I_D} = \frac{\partial V_G}{\partial \psi_S} \frac{\partial \psi_S}{\partial \log_{10} I_D}$$

$$= \left(1 + \frac{C_S}{C_{ins}}\right) 60\text{mV/decade}$$

As $1 + \frac{C_S}{C_{ins}} \geq 1, S \geq 60\text{mV/decade}$

06/15/2020 Yogesh Chauthan, IITK 79

Capacitance Definition

- In general, insulator can be a **non-linear dielectric** whose **capacitance density (per unit volume)** can be defined as
- 1: $C_{ins} = \left(\frac{\partial^2 G}{\partial P^2}\right)^{-1}$ = inverse curvature of free energy density
- 2: $C_{ins} = \frac{\partial P}{\partial E}$ = slope of the polarization vs electric field curve

P = Polarization in dielectric, G = Free energy density
 E = Externally applied electric field

- Two types of non-linear dielectrics:
 - **Paraelectric**: No polarization when electric field is removed.
 - **Ferroelectric**: Two possible states of polarization when electric field is removed.

06/15/2020 Yogesh Chauthan, IITK 80

Negative Capacitance Transistor

- What if **insulator has a Negative Capacitance!**

$C_{ins} < 0$ and $\frac{C_S}{C_{ins}} < 0$, then $\left(1 + \frac{C_S}{C_{ins}}\right) < 1 \rightarrow S < 60\text{mV/decade}$

- For a capacitor
 - Energy $G = \frac{Q^2}{2C} \rightarrow$ Capacitance $C = \frac{1}{d^2G/dQ^2} = 1/\text{Curvature}$

Energy landscape of ferroelectric

$Q = \epsilon E + P \cong P$

06/15/2020 Yogesh Chauthan, IITK 81

Para- and Ferro-electric Materials

- **Paraelectric**: No polarization when electric field is removed.
- **Ferroelectric**: Two possible states of polarization when electric field is removed – **Spontaneous/Remnant Polarization**.

06/15/2020 Yogesh Chauthan, IITK 82

Ferroelectricity

Requirements:

- Spontaneous electric polarization: Non-Centrosymmetry (for crystalline materials)
- Reversible polarization state by the application of electric field

e.g. Lead titanate PbTiO_3 , HZO

Centrosymmetric:- Paraelectric

Non-Centrosymmetric:- Ferroelectric

$P=0$ at $E=0$

06/15/2020 [1] K. M. Rabe, C. H. Ahn, and J.-M. Triscone, Eds., *Physics of Ferroelectrics: A Modern Perspective*, vol. 105, Berlin, Germany: Springer, 2007. [2] A.I. Khan, "Negative Capacitance for Ultra-low Power Computing", PhD thesis, University of California at Berkeley, 2015. 83

Paraelectric to Ferroelectric Phase Transition

e.g. $\text{Pb}[\text{Zr}_{1-x}\text{Ti}_x]\text{O}_3$, Lead Zirconium Titanate (PZT)

Paraelectric phase $T > T_C$ Cubic

Ferroelectric phase $T < T_C$ Tetragonal

$T_C = \text{Curie Temperature}$

06/15/2020 [1] K. M. Rabe, C. H. Ahn, and J.-M. Triscone, Eds., *Physics of Ferroelectrics: A Modern Perspective*, vol. 105, Berlin, Germany: Springer, 2007. 84

Landau-Khalatnikov Theory of Non-Linear Dielectrics

- Free energy of a non-linear dielectric is given as $G = \alpha P^2 + \beta P^4 + \gamma P^6 - EP$
- α and β can be +ve or -ve but γ is always +ve for stability reasons.
- Dynamics of G is given by $\delta \frac{dP}{dt} = -\frac{\partial G}{\partial P}$ $\delta =$ Polarization damping factor
- In the steady state, $\frac{dP}{dt} = 0 \rightarrow E = 2\alpha P + 4\beta P^3 + 6\gamma P^5$

For $\alpha > 0$ and at $E = 0$, there exit only one real root $P = 0$
A Paraelectric Material

For $\alpha < 0$ and at $E = 0$, there exit three real roots $P = 0, \pm P_r$ where $P_r = \sqrt{\frac{\sqrt{\beta^2 - 3\alpha\gamma} - \beta}{3\gamma}}$
A Ferroelectric Material has a non-zero P at zero E.

06/15/2020 Yogesh Chauthan, IITK 85

Assumptions

Free energy of a non-linear dielectric $G = \alpha P^2 + \beta P^4 + \gamma P^6 - EP$

- Polarization and Electric field are uniaxial. (perpendicular to electrodes)
- Polarization and Electric field magnitudes are uniform throughout the ferroelectric.
- Piezo-electricity is ignored.

06/15/2020 Yogesh Chauthan, IITK 86

L-K explanation of Phase Transition

For $E = 0$, $G = \alpha P^2 + \beta P^4 + \gamma P^6$ and $\alpha = \alpha_0(T - T_0), \alpha_0 > 0$

Paraelectric Material

$0 = 2\alpha P + 4\beta P^3 + 6\gamma P^5$

- $\alpha > 0$ i.e. for $T > T_0$; at $E = 0$, there exists only one real root, $P = 0$
- i.e. No polarization when electric field is removed
- $[P = 0 \text{ at } E = 0]$

Ferroelectric Material

- Note, $P = 0$ has a maximum.
- Not possible in an isolated ferroelectric.
- $0 = 2\alpha P + 4\beta P^3 + 6\gamma P^5$
- $\alpha < 0$ i.e. for $T < T_0$; at $E = 0$, there exist three real roots $P = 0, \pm P_r$ where $P_r = \sqrt{\frac{\sqrt{\beta^2 - 3\alpha\gamma} - \beta}{3\gamma}}$
- Two possible states of polarization when electric field is removed.

[1] K. M. Rabe, C. H. Ahn, and J.-M. Triscone, Eds., *Physics of Ferroelectrics: A Modern Perspective*, vol. 105, Berlin, Germany: Springer, 2007.

Positive and Negative Capacitances

Paraelectric

A Positive Capacitor

Ferroelectric

A Conditionally Negative Capacitor

$C_{ins} = \left(\frac{\partial^2 G}{\partial P^2}\right)^{-1} = \frac{\partial P}{\partial E} < 0$

06/15/2020 Yogesh Chauthan, IITK 88

Application of Electric Field

$G = \alpha P^2 + \beta P^4 + \gamma P^6 - EP$
 $E = 2\alpha P + 4\beta P^3 + 6\gamma P^5$

Paraelectric
[A Positive Capacitor]

Isolated Ferroelectric
[A Conditionally Negative Capacitor]

[1] K. M. Rabe, C. H. Ahn, and J.-M. Triscone, Eds., *Physics of Ferroelectrics: A Modern Perspective*, vol. 105, Berlin, Germany: Springer, 2007.
 [2] A.I. Khan, *Negative Capacitance for Ultra-low Power Computing*, PhD thesis, University of California at Berkeley, 2015.

How to stabilize a Negative Capacitance?

Add a positive dielectric capacitance in series such that total free energy of system has a minima in the negative capacitance regime of ferroelectric.

Total energy of the FE + DE system $G = G_f + G_d$
 $Q = \epsilon_0 E_f + P_f = \epsilon_0 E_d + P_d$
 Assuming V is small $Q \approx P_f \approx P_d \Rightarrow \frac{1}{C_{tot}} = \frac{1}{C_f} + \frac{1}{C_d} > 0$

For a stable system $\frac{\partial^2 G}{\partial Q^2} > 0$ (minimum)

$\Rightarrow \frac{\partial^2 G}{\partial Q^2} = \frac{\partial^2 G_f}{\partial Q^2} + \frac{\partial^2 G_d}{\partial Q^2}$ $C_{tot} = \frac{C_d \cdot |C_f|}{|C_f| - C_d} > 0$

For a stable system

$|C_f| > C_d$

$C_{tot} > C_d$

06/15/2020 Yogesh Chauthan, IITK 89

Negative Capacitance in Ferroelectric

$C_{ins} = C_{fe}$

Negative slope region can be stabilized if

$$C_{total} = \left(\frac{1}{-|C_{fe}|} + \frac{1}{C_S} \right)^{-1} > 0$$

or,

$$|C_{fe}| > C_S$$

S. Salahuddin and S. Datta, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices," *Nano Letters*, vol. 8, no. 2, pp. 405-410, 2008.

06/15/2020 Yogesh Chauhan, IITK 91

How to stabilize a Negative Capacitance?

- Add a positive dielectric capacitance in series such that total free energy of system has a minima in the negative capacitance regime of ferroelectric.

A. I. Khan et al., *APL*, vol. 99, no. 11, p. 113501, 2011

$$\frac{1}{C_{tot}} = \frac{1}{C_{FE}} + \frac{1}{C_{DE}} > 0$$

- $C_{DE} < |C_{FE}|$ and $C_{FE} < 0$
- $C_{tot} = \frac{C_{DE} \cdot |C_{FE}|}{|C_{FE}| - C_{DE}} > 0$

06/15/2020 Yogesh Chauhan, IITK

Ferroelectric-Dielectric Systems

A. I. Khan et al., *APL*, vol. 99, no. 11, p. 113501, 2011. D. J. Appleby et al., *Nano Letters*, vol. 14, no. 7, pp. 3864-3868, 2014.

Total Capacitance of Ferroelectric-dielectric hetero-structure becomes greater than the dielectric capacitance.

$$C_{tot} = \frac{C_{DE} \cdot |C_{FE}|}{|C_{FE}| - C_{DE}} > 0$$

06/15/2020 Yogesh Chauhan, IITK 93

Ferroelectric-Resistor System

PZT ferroelectric ($PbZr_{0.2}Ti_{0.8}O_3$)

A. I. Khan et al., "Negative capacitance in a ferroelectric capacitor," *Nature Mater.*, vol. 14, no. 2, pp. 182-186, 2015.

- NC is observed only for a small duration (~μs) during polarization switching.
- Difficult to stabilize.

First ever demonstration of S-curve

Hoffmann et al. *JEDM*, Dec 2018

Hoffmann et al. *Nature Lett.*, Jan 2019

Yogesh Chauhan, IITK


Measuring S-Curve

Ref - Thomas Mikołajcik et al., "Unveiling the double-well energy landscape in a ferroelectric layer", *Nature*, Jan. 2019.

06/15/2020 Yogesh Chauhan, IITK 96


Negative Capacitance FETs

PbZr_{0.52}Ti_{0.48}O₃ FE with HfO₂ buffer interlayer




S. Dasgupta et al., IEEE JESDC, 2015.

P(VDF_{0.75}-TrFE_{0.25}) Organic Polymer FE



J. Jo et al., Nano Letters, 2015

HfZrO FE CMOS compatible FE




K.-S. Li et al., in IEEE IEDM, 2015.

06/15/2020 Yogesh Chauhan, IITK 97


NCFET Structures

MFMIS Structure



46 mV/decade
[Rusu et al. IEDM '10]

MFIS Structure





13 mV/decade (lg = 10 μm)
52 mV/decade (lg = 1.5 μm)
[Dasgupta et al., IEEE JESDC, '15] [Lee et al., IEDM '16]

06/15/2020 Yogesh Chauhan, IITK 98

MFMIS NCFET Modeling

MFMIS Structures






- Metal internal gate → equipotential surface with a spatially constant V_{int} .
- Ferroelectric and baseline MOSFET can be considered as two separate circuit entities connected by a wire → Simplified modeling

06/15/2020 Yogesh Chauhan, IITK 99

Device Structure


Metal-ferroelectric-Metal-Insulator-Semiconductor (MFMIS)

- Metal internal gate provides an equipotential surface with a spatially constant V_{int} .
- Simplifies modeling as ferroelectric and baseline MOSFET can be considered as two separate circuit entities connected by a wire.

06/15/2020 Yogesh Chauhan, IITK 100

Experimental Calibration of L-K Model



Calibration of L-K with P- V_{fe} curve for Y-HfO₂ with 3.6 mol% content of YO_{1.5}[3]

$\alpha = -1.23 \times 10^9$ m/F
 $\beta = 3.28 \times 10^{10}$ m/F
 $\gamma = 0$ (2nd order phase transition)

Gibb's Energy,
 $G = \alpha P^2 + \beta P^4 + \gamma P^6 - EP$

Dynamics of G is given by
 $\delta \frac{dP}{dt} = -\frac{\partial G}{\partial P}$

In the steady state, $\frac{dP}{dt} = 0$


$E = \frac{V_{fe}}{t_{fe}} = 2\alpha P + 4\beta P^3 + 6\gamma P^5$
 $P = Q - \epsilon E \approx Q$ (Gate Charge)

[1] Devonshire et al., The London, Edinburgh, and Dublin Philosophical Magazine and Journal of Science, vol. 40, no. 309, pp. 1049–1063, 1949.
[2] Landau, L. D. & Khalatnikov, I. M. On the anomalous absorption of sound near a second order phase transition point. Dokl. Akad. Nauk 96, 469472 (1954).

06/15/2020 Yogesh Chauhan, IITK 101

Calibration of Baseline FinFET

Calibration of baseline FinFET with 22 nm node FinFET.









BSIM-CMG model is used to model baseline FinFET.

Gate length (L) = 30nm,
Fin height (Hfin) = 34nm
Fin thickness (Tfin) = 8nm

$V_{G0} = 50mV$
 $V_{D0} = 0.8V$

C. Auth et al., in VLSIT, 2012, pp. 131–132.

06/15/2020 Yogesh Chauhan, IITK 102



I_D-V_D Characteristics

FE material is different.

- NCFET is biased in negative capacitance region.
 - Q_G or P is positive → V_{fc} is negative.
- V_{DS} ↑ → Q_G or P ↓ → |V_{fc}| ↓ → V_{int} = V_G + |V_{fc}| ↓ → A_V ↓ → Current reduces

G. Pahwa, ..., Y. S. Chauhan, "Analysis and Compact Modeling of Negative Capacitance Transistor with High ON-Current and Negative Output Differential Resistance", IEEE TED, Dec. 2016.

06/15/2020 Yogesh Chauhan, IITK 109

Experimental Demonstration

1.5 nm HZO
Compatible with sub-10nm technology node

SS_{min} = 58mV/dec
M. H. Lee et al. IEDM, pp. 12.1.1-12.1.4, 2016

K. S. Li et al. in IEEE IEDM, 2015 K. S. Li et al. in IEEE IEDM, 2018

14nm node NCFINET by Global Foundries
J. Zhou et al., IEDM, 2016, pp. 12.2.1-12.2.4

K. S. Li et al., IEDM, 2017, pp. 15.1.1-15.1.4
M. Si et al., Nature Nanotechnol., vol. 13, pp. 24-28, 2018.

06/15/2020 Yogesh Chauhan, IITK 110

Negative DIBL

- V_D reduces Q_G which, in turn reduces V_{int} = V_G - V_{fc} in the negative capacitance region.
 - Negative DIBL increases with t_{fc} due to increased V_{fc} drop.
- V_{th} increases with V_D instead of decreasing.
 - Higher I_{ON} still lower I_{OFF}!

06/15/2020 Yogesh Chauhan, IITK 111

Negative DIBL/DIBR Effect

V_D increases

V_D ↑, Q_G ↓, V_{fe} ↑, V_{int} ↓, V_{th} ↑

M. Si et al., Nature Nanotechnol., vol. 13, pp. 24-28, 2018.

06/15/2020 Yogesh Chauhan, IITK 112

I_D-V_G Characteristics – High V_{DS}

- Hysteresis appears for |C_{fc}| < C_{int} which is the **region of instability**.
- As t_{fc} increases
 - SS reduces, I_{ON} increases.
 - I_{OFF} reduces for high V_D.
- Width of hysteresis at larger thicknesses can be controlled with V_D.

06/15/2020 Yogesh Chauhan, IITK 113

Negative Output Differential Resistance







G. Pahwa et al., IEEE TED, Dec. 2016

Mengwei Si et al., Nature Nanotechnology, 2018

J. Zhou et al., IEEE JEDS, 2018

J. Zhou et al., IEDM 2016

06/15/2020 Yogesh Chauhan, IITK 114



Drain Current Model Validation

Against Full Implicit Calculations

Against Experimental Data

G. Pahwa, T. Dutta, A. Agarwal and Y. S. Chauhan, "Compact Model for Ferroelectric Negative Capacitance Transistor With MFIS Structure," *IEEE Transactions on Electron Devices*, March 2017.

[1] M. H. Lee et al., in *IEDM Tech. Dig.*, Dec. 2016, pp. 12.1.1-12.1.4. [2] M. H. Lee et al., in *IEDM Tech. Dig.*, Dec. 2015, pp. 22.5.1-22.5.4.

MFIS Vs MFMIS

- MFIS excels MFMIS for low P_s ferroelectrics only.
- A smooth hysteresis behavior in MFIS compared to MFMIS.
- MFIS is more prone to hysteresis → exhibits hysteresis at lower thicknesses compared to MFMIS.

G. Pahwa, T. Dutta, A. Agarwal, and Y. S. Chauhan, "Physical Insights on Negative Capacitance Transistors in Non-Hysteresis and Hysteresis Regimes: MFMIS vs MFIS Structures", accepted in *IEEE Transactions on Electron Devices*, 2018.

Compact Modeling of MFIS GAA-NCFET

$V_{th} = a_0 Q + b_0 Q^3$

Radial Dependence in Ferroelectric Parameter: (Ignored in others work)

$$a_0 = 2\alpha R \ln[1 + t_{fe}/(R + t_{im})]$$

$$b_0 = 2bR^2[1/(R + t_{im})^2 - 1/(R + t_{im} + t_{fe})^2]$$

Mobile Charge Density:

$$Q = \epsilon_0 \left(\frac{d\psi}{dx} \right)_{x=0} = \left(\frac{2\epsilon_0}{R} \right) \left(\frac{2kT}{q} \right) \left(\frac{\beta^2}{1-\beta^2} \right)$$

Voltage Balance:

$$V_g - \Delta\phi - \psi_s = (a_0 + 1/C_{im})Q + b_0 Q^3$$

Implicit Equation in β :

$$\ln(\beta) - \ln(1 - \beta^2) + m \left(\frac{\beta^2}{1 - \beta^2} \right) + n \left(\frac{\beta^2}{1 - \beta^2} \right)^3 - G = 0$$

→ Goal: Explicit Model for β with good initial guess valid in all region of NCFET operation which will be used for further calculation of drain current and terminal charges.

Drain Current Model Validation

Against Full Implicit Calculations

- In contrast to bulk-NCFETs
- Multi-gate NCFETs with an undoped body exhibit same I_{OFF} and V_{th} due to absence of bulk charges.
- GAA-NCFET characteristics show different bias dependence due to the absence of bulk charge.




A. D. Gaidhane, G. Pahwa, A. Verma, and Y. S. Chauhan, "Compact Modeling of Drain Current, Charges and Capacitances in Long Channel Gate-All-Around Negative Capacitance MFIS Transistor", accepted in *IEEE Transactions on Electron Devices*, 2018.

Terminal Charges in GAA-NCFET

- Peak in the gate capacitance is observed where the best capacitance matching occurs between the internal FET and the ferroelectric layer.
- For high V_{DS} , the Q_G for GAA-NCFET is saturates to $(4/5)^{th}$ of the maximum value (at $V_{ds} = 0$) in contrast to conventional devices for which it saturates to $(2/3)^{rd}$ of the maximum value.



MFMIS Vs MFIS







G. Pahwa, T. Dutta, A. Agarwal, and Y. S. Chauhan, "Physical Insights on Negative Capacitance Transistors in Non-Hysteresis and Hysteresis Regimes: MFMIS vs MFIS Structures", *IEEE Transactions on Electron Devices*, Vol. 65, Issue 3, Mar. 2018.















MFMS vs MFIS: Short Channel Effects

06/15/2020 Yogesh Chauhan, IITK 130









NC-FinFET RF Performance

- g_{ds} and self heating ($\Delta G_{SHE} \propto g_{ds}(f) - g_{ds}(dc)$) both increase with t_{fe} due to increased capacitance matching between C_{fe} and C_{int} .
- $$g_{ds} = \frac{\partial I_{ds}}{\partial V_{ds}} = \frac{\partial I_{ds}}{\partial V_{int}} * \frac{\partial V_{int}}{\partial V_{ds}} = g_{m}^{int} * A_V^D$$
 where $A_V^D = \frac{-C_{GDI}}{|C_{fe}| - C_{int}}$
- Voltage gain ($A_V = g_m/g_{ds} = C_{fe}/C_{GDI}$) decreases with t_{fe} due to decrease in C_{fe} .
- Maximum oscillation frequency (f_{max}) also reduces with t_{fe} which can be compensated by reducing V_{dd} .

06/15/2020 Yogesh Chauhan, IITK 151

Impact of Process Variations

- Variability in I_{ON} , I_{OFF} , and V_t due to combined impact of variability in L_g , T_{fin} , H_{fin} , EOT , t_{fe} , E_c , and P_r
- I_{ON} : Improvement is non-monotonic with t_{fe}
- I_{OFF} : Decreases monotonically with t_{fe}
- V_t : Decreases monotonically with t_{fe}

T. Dutta, G. Pahwa, A. Agarwal, and Y. S. Chauhan, "Impact of Process Variations on Negative Capacitance FinFET Devices and Circuits", IEEE Electron Device Letters, 2018.

06/15/2020 Yogesh Chauhan, IITK 152

Process Variation in Ring Oscillator

- The overall average delay variability in NC-FinFET based RO is lesser compared to the reference RO.
- The improvement is non-monotonic with nominal FE thickness scaling.

11-stage Ring-Oscillator: Variation in r due to combined variation

T. Dutta, G. Pahwa, A. Agarwal, and Y. S. Chauhan, "Impact of Process Variations on Negative Capacitance FinFET Devices and Circuits", IEEE Electron Device Letters, 2018.

06/15/2020 Yogesh Chauhan, IITK 153

Open Questions

- Is NC a static or transient phenomenon?
- Physical explanation of NC effect
- Second order effects
 - Impact of grain boundaries and their sizes
 - Impact of multi-domain effects
 - Impact of traps
 - Impact of FE thickness
 - Reliability, Variability
- Impact of NDR/NDIBL on circuits

06/15/2020 Yogesh Chauhan, IITK 154

Relevant Publications







- G. Pahwa, A. Agarwal and Y. S. Chauhan, "Numerical Investigation of Short-Channel Effects in Negative Capacitance MFIS and MFMS Transistors: Above Threshold Behavior," in *IEEE Transactions on Electron Devices*, 2019.
- A.D. Gaidhane, G. Pahwa and Y.S. Chauhan, "Modeling of Inner Fringing Charges and Short Channel Effects in Negative Capacitance MFIS Transistor", accepted in *Electron Devices Technology and Manufacturing (EDTM)*, 2019.
- G. Pahwa, A. Agarwal and Y. S. Chauhan, "Numerical Investigation of Short-Channel Effects in Negative Capacitance MFIS and MFMS Transistors: Subthreshold Behavior," in *IEEE Transactions on Electron Devices*, Nov. 2018.
- Karishma Qureshi, G. Pahwa and Y.S. Chauhan, "Impact of Linear Intergranular Variation in Remnant Polarization on Negative Capacitance Field Effect Transistor", *ICEE*, 2018.
- A.D. Gaidhane, G. Pahwa and Y.S. Chauhan, "Compact Modeling of Drain Current in Double Gate Negative Capacitance MFIS Transistor", *ICEE*, 2018.
- H. Amrouh, G. Pahwa, A. D. Gaidhane, J. Henkel and Y. S. Chauhan, "Negative Capacitance Transistor to Address the Fundamental Limitations in Technology Scaling: Processor Performance," *IEEE Access*, Sep. 2018.
- A.D. Gaidhane, G. Pahwa, A. Verma, Y. S. Chauhan, "Compact Modeling of Drain Current, Charges, and Capacitances in Long-Channel Gate-All-Around Negative Capacitance MFIS Transistor," *IEEE Transactions on Electron Devices*, May 2018.
- G. Pahwa, T. Dutta, A. Agarwal, and Y. S. Chauhan, "Physical Insights on Negative Capacitance Transistors in Non-Hysteresis and Hysteresis Regimes: MFMS vs MFIS Structures", *IEEE Transactions on Electron Devices*, Mar. 2018.
- T. Dutta, G. Pahwa, A. Agarwal, and Y. S. Chauhan, "Impact of Process Variations on Negative Capacitance FinFET Devices and Circuits", *IEEE Electron Device Letters*, Jan. 2018.







06/15/2020 Yogesh Chauhan, IITK 155

Relevant Publications

- T. Dutta, G. Pahwa, A. Agarwal, and Y. S. Chauhan, "Performance Evaluation of 7 nm Node Negative Capacitance FinFET based SRAM", *IEEE Electron Device Letters*, Aug. 2017.
- G. Pahwa, T. Dutta, A. Agarwal, and Y. S. Chauhan, "Compact Model for Ferroelectric Negative Capacitance Transistor with MFIS Structure", *IEEE Transactions on Electron Devices*, Mar. 2017.
- G. Pahwa, T. Dutta, A. Agarwal, S. Khandelwal, S. Salahuddin, C. Hu, and Y. S. Chauhan, "Analysis and Compact Modeling of Negative Capacitance Transistor with High ON-Current and Negative Output Differential Resistance - Part I, Model description", *IEEE Transactions on Electron Devices*, Dec. 2016.
- G. Pahwa, T. Dutta, A. Agarwal, S. Khandelwal, S. Salahuddin, C. Hu, and Y. S. Chauhan, "Analysis and Compact Modeling of Negative Capacitance Transistor with High ON-Current and Negative Output Differential Resistance - Part II, Model validation", *IEEE Transactions on Electron Devices*, Dec. 2016.
- G. Pahwa, T. Dutta, A. Agarwal, and Y. S. Chauhan, "Energy-Delay Tradeoffs in Negative Capacitance FinFET based CMOS Circuits", *IEEE ICCE*, Dec. 2016. (*Best Paper Award*)
- G. Pahwa, T. Dutta, A. Agarwal, and Y. S. Chauhan, "Designing Energy Efficient and Hysteresis Free Negative Capacitance FinFET with Negative DIBL and 3.5X ION using Compact Modeling Approach", *IEEE ESSDERC*, Switzerland, Sept. 2016. (*Invited*)
- G. Pahwa, A. Agarwal, and Y. S. Chauhan, "Compact Modeling of Negative Capacitance Transistor with Experimental Validation", *IWPSD*, Dec. 2015.

06/15/2020 Yogesh Chauhan, IITK 156





Summary

- Industry standard model development @ IITK
- All models are implemented in the **Verilog - A** code
 - Tested on commercial **simulators**
 - Validated with real device data
- Working with major semiconductor and EDA companies