BSIM-BULK: Industry Standard SPICE Model for Analog, RF & High Voltage Applications

Yogesh S. Chauhan Professor Nanolab, Department of Electrical Engineering IIT Kanpur, India Email: <u>chauhan@iitk.ac.in</u> Homepage – <u>http://home.iitk.ac.in/~chauhan/</u>



D. L. Harame et. al., "Design automation methodology and rf/analog modeling for rf CMOS and SiGe BiCMOS technologies", IBM Journal of Research and Development, Vol. 47, No. 2/3, March/May 2003. 12/16/2020 Yogesh Chauhan, IIT Kanpur

2

SPICE and Device Compact Models

Prof. at UCB – SPICE designer (1925-2004) natrix would be

tion and its negative side effec

Don Pederson correctly recognized that device models, not internal algorithms, were the keys to the success of a circuit simulation program.

adequate as pivot choices in effecting its factorization into lower and Prof. at UCB/Emeritus Prof. at CMU – th CANCER designer which later led to d SPICE development

Ron Rohrer

Special Issue on 40th Anniversary of SPICE

SPRING 2011

IEEE SOLID-STATE CIRCUITS MAGAZINE

Compact Model

• Compact Model is the medium of information exchange between foundry and designer.

- Compact Model must have
 - Convergence on variety of conditions
 - Fast
 - Accuracy

Compact Model Approaches for MOSFET

- Threshold Voltage based Models (e.g. BSIM3, BSIM4)
 - Fully Analytical solution (easy to implement) Fast
 - Currents expressed as functions of Voltages



- Different equations for
 - Sub-threshold and above-threshold
 - Linear/saturation regions
 - Use interpolation function to get smooth current

Compact Model Approaches for MOSFET

• Surface Potential based Models (e.g. ASM-HEMT, PSP, HiSim)

$$V_G - V_{FB} - \Psi_S = -\frac{Q_{si}}{C_{ox}}, Q_{si} = -sign(\Psi_S)\Gamma C_{ox} \sqrt{V_t \left(e^{-\frac{\Psi_S}{V_t}} - 1\right)} + V_t e^{-\frac{2\Phi_F + V_{CH}}{V_t}} \left(e^{\frac{\Psi_S}{V_t}} - 1\right) + \Psi_S$$

- Implicit equation is solved either iteratively or analytically
- Might be slower than threshold voltage based models
- Charge based Models (e.g. BSIM-BULK, BSIM-CMG)
 - Solve for charge instead of surface potential
 - No iterations
 - Faster than Surface Potential based approach with similar accuracy in charge/current

BSIM Family of Compact Device Models



BSIM-BULK Description

BSIM-BULK Developers

- Students
 - Ravi Goel, IIT Kanpur
 - Chetan Gupta, IIT Kanpur
 - Harshit Agarwal, IIT Kanpur
 - S. Venugopalan, UCB
 - M. A. Karim, UCB
- Professors
 - Yogesh S. Chauhan, IIT Kanpur
 - Chenming Hu, UCB

Charge based MOSFET model

- Next generation BSIM Bulk MOSFET model
- Charge based core derived from Poisson's solution
- Physical effects (SCE, CLM etc.) taken from BSIM4
- Parameter names matched to BSIM4 parameters
- Gummel Symmetry (symmetric @ V_{DS}=0)
- AC Symmetry
 - Capacitances/derivatives are symmetric $@V_{DS}=0$
- Continuous
 - From accumulation to strong inversion
 - From linear to saturation
- Physical Capacitance model
 - Short channel CV–Velocity saturation & other effects
- No glitches smooth current and capacitance behavior

BSIM-BULK flow

- Calculate pinch-off potential Ψp (function of Vg)
- 2. Calculate source and drain inversion charge density
- 3. Calculate **drain current**
 - Noise is calculated after inversion charge densities and i_{ds} is obtained
- 4. Calculate total gate drain source and body charge



Fig: Solution of the core model

Core Model + Real effects



Y. S. Chauhan et al., "<u>BSIM6: Analog and RF Compact Model for Bulk MOSFET</u>", IEEE Transactions on Electron Devices, Vol. 61, Issue 2, pp. 234-244, Feb. 2014. (Invited)

Physics of BSIM6 Model

• Poisson's solution for long channel MOSFET

 $V_G - V_{FB} - \Psi_S = -\frac{Q_i + Q_b}{C_{ox}} = -\frac{Q_i}{C_{ox}} + sign(\Psi_S)\Gamma C_{ox} \sqrt{V_t \left(e^{-\frac{T_S}{V_t}} - 1 \right)} + \Psi_S$ Inversion Charge linearization $-\frac{Q_i}{C} = n_q (\Psi_P - \Psi_S)$ Ψ_{so} is linearization point 2.5 $n_q = 1 + \frac{1}{\sqrt{\Psi_{so}} + \sqrt{\Psi_p}}$ $\Gamma = 0.7$ 2.0 2**P**=0.9 n_{a} is the slope factor Q'1 C 0X (V) 1.5 $V_{G} - V_{FB} - \Psi_{P} = sign(\Psi_{P})\Gamma C_{ox} \sqrt{V_{t} \left(e^{-\frac{\Psi_{P}}{V_{t}}} - 1 \right)} + \Psi_{P}$ 0.5 Ψ_{P} is evaluated from implicit 0.0 equation \boldsymbol{n}_{α} is made bias dependent to 0.4 0.8 1.2 1.6 2.0 Surface potential (V) • $\Psi_{\rm P} = \Psi_{\rm S}$, when $Q_{\rm i} = 0$ improve accuracy Fig. 1. Inversion charge density as a function of the surface

Fig. 1. Inversion charge density as a function of the surface potential for three values of the gate voltage (curve a: $V_g = 2$ V, curve b: $V_g = 2.5$ V, curve c: $V_g = 3$ V). Full line: exact model, dash-dotted: linearisation with the charge linearization factor calculated from relation (6).

Yogesh Chauhan, IIT Kanpur

14

*Ref.: Tsividis book & J.M. Sallese et al., Solid State Electronics

Physics of BSIM6 Model

• Using linearization approach and normalization

Other models ignored circled terms

$$2q_i + \ln(q_i) + \ln\left[\frac{2n_q}{\gamma}\left(\frac{2n_q}{\gamma}q_i + 2\sqrt{-2q_j} + \psi_p\right)\right] = \psi_p - 2\phi_f - v_{ch}$$

- <u>No approximation</u> to solve the charge equation
- Solved the charge equation using first & second order Newton-Raphson technique to obtain <u>analytical expression</u> of q_i

Analytical expression of q_i



Yogesh Chauhan, IIT Kanpur

Drain Current including Current saturation

- Drain-Source current
 - Mobility model
 - Current saturation

$$I_{D} = \frac{\mu_{v}}{\sqrt{1 + \left(\frac{\mu_{v}}{v_{sat}} \left| \frac{d\Psi_{s}}{dx} \right| \right)^{2}}} W \left(-Q_{i} \frac{d\Psi_{s}}{dx} + V_{T} \frac{dQ_{i}}{dx} \right)$$

$$-\frac{Q_{i}}{C_{ox}} = n_{q} \left(\Psi_{P} - \Psi_{S}\right), q = \frac{-Q_{i}}{2n_{q}C_{ox}V_{T}}, i_{d} = \frac{I_{D}}{2n_{q}\frac{W}{L}\mu_{v}C_{ox}V_{t}^{2}}, \lambda_{c} = \frac{2\mu_{v}V_{t}}{v_{sat}L}$$

• Using charge linearization & normalization

$$i_{ds} = \frac{\left(q_s^2 + q_s\right) - \left(q_d^2 + q_d\right)}{\frac{1}{2} \left[\sqrt{1 + \Gamma^2} + \frac{1}{\Gamma} \ln\left(\Gamma + \sqrt{1 + \Gamma^2}\right)\right]} \qquad \Gamma = 2\lambda_c (q_s - q_d)$$

Yogesh Chauhan, IIT Kanpur

Normalized Q_i - V_G & derivatives



Normalized I_{DS} - V_{GS} & derivatives



Short Channel Effects

• Many of the short channel effects are included using threshold voltage shift (same as BSIM4)

$$\Delta V_{th,VDNUD} = K1 \cdot \left(\sqrt{PhistVbs} - \sqrt{\psi_{st}}\right) \cdot \left(1 + \left(\frac{LPEB}{L_{eff}}\right)^{LPEBEXP}\right) - K2 \cdot V_{bsx}$$

$$(3.76)$$

$$\Delta V_{th,SCE} = -\theta_{SCE} \cdot DVT0 \cdot (V_{bi} - \psi_{st}) \tag{3.77}$$

$$\Delta V_{th,DIBL} = -(ETA0 + ETAB \cdot V_{bsx}) \cdot \theta_{DIBL} \cdot V_{dsx}$$
(3.78)

$$\Delta V_{th,RSCE} = K1 \cdot \theta_{RSCE} \cdot \sqrt{\psi_{st}} \tag{3.79}$$

$$\Delta V_{th,NW1} = (K3 + K3B \cdot V_{bsx}) \cdot \left(\frac{T_{ox}}{W_{eff} \cdot W0}\right)$$
(3.80)

$$\Delta V_{th,NW2} = -\theta_{NW2} \cdot (V_{bi} - \psi_{st}) \tag{3.81}$$

$$\Delta V_{th,DITS} = -n \frac{KT}{q} \cdot \ln\left(\frac{L_{eff}}{L_{eff} + DVTP0 \cdot (1 + \exp(-DVTP1 \cdot V_{ds}))}\right)$$
(3.82)

 $\Delta V_{th,all} = \Delta V_{th,VNUD} + \Delta V_{th,SCE} + \Delta V_{th,DIBL} + \Delta V_{th,RSCE} + \Delta V_{th,NW1} + \Delta V_{th,NW2} + \Delta V_{th,DITS}$ (3.83)

$$V_{gfb} = V_g - V_{fb} - \Delta V_{th,all} \tag{3.84}$$

12/16/2020

20

Mobility Model

• Mobility model adopted from BSIM4

$$\mu_{eff} = \frac{U0 \cdot f(L_{eff})}{1 + (UA + UC \cdot V_{bast}) \left[\frac{V_{past} + C_0 \cdot (VTHO - VFB - \Phi_s)}{TOXE} \right]^{EU} + UD \left[\frac{V_{eff} \cdot TOXE}{V_{gast} + 2\sqrt{V_a^2} + 0.0001} \right]}$$

$$\mu_{eff} = \frac{U0}{1 + (UA + UC \cdot V_{bsx}) \cdot E_{eff}^{EU} + \frac{UD}{\left[\frac{1}{2} \left(1 + \frac{q_{is}}{q_{bs}} \right) \right]^{UCS}}$$
where
$$\eta = \begin{cases} \frac{1}{2} \cdot ETAMOB \quad \text{for NMOS} \\ \frac{1}{3} \cdot ETAMOB \quad \text{for PMOS} \\ E_{effs} = 10^{-8} \cdot \left(\frac{q_{bs} + \eta \cdot q_{is}}{\epsilon_{ratio} \cdot Tox} \right) & \text{MV/cm} \end{cases}$$

$$V_{bsx} = - \left[V_s + \frac{1}{2} (V_{ds} - V_{dsx}) \right]^{UCS}$$

Saturation Voltage V_{dsat}

 $\mathbf{V}_{BSIM4}(\mathbf{V}_{ds}, \mathbf{V}_{dsat}, \delta_0) \coloneqq \mathbf{V}_{dsat} - \frac{1}{2} \cdot \left[\left(\mathbf{V}_{dsat} - \mathbf{V}_{ds} - \delta_0 \right) + \sqrt{\left(\mathbf{V}_{dsat} - \mathbf{V}_{ds} - \delta_0 \right)^2 + 4 \cdot \delta_0 \cdot \mathbf{V}_{dsat}} \right]$

- V_{ds} to V_{dsat} BSIM4 formulation causes asymmetry in higher order derivatives
- New V_{dsat} evaluation:

$$\lambda_{c} = \frac{2\mu_{effs}V_{t}}{VSAT \bullet L_{eff}} \longrightarrow q_{dsat} = \frac{1}{2}KSATIV \bullet \lambda_{c} \bullet \frac{q_{s}^{2} + q_{s}}{1 + \frac{1}{2}\lambda_{c}(1 + q_{s})}$$

$$v_{dsat} = \frac{V_{dsat}}{V_{t}} = \psi_{p} - 2\varphi_{f} - 2q_{dsat} - \ln\left[\frac{2q_{dsat} \cdot n_{q}}{\gamma}\left(\frac{2q_{dsat} \cdot n_{q}}{\gamma} + \frac{\gamma}{n_{q} - 1}\right)\right] \longleftarrow$$

$$V_{dseff} = \frac{V_{ds}}{\left[1 + \left(\frac{V_{ds}}{V_{dsat} - V_s}\right)^{1/DELTA}\right]^{DELTA}}$$



Vds

2

Yogesh Chauhan, IIT Kanpur

Output conductance – CLM

$$\begin{split} E_{sat} &= \frac{2 \cdot VSAT}{U0 \cdot Dmobs} & \text{Adopted from BSIM4} \\ F &= \begin{cases} 1 & \text{for } FPROUT \leq 0 \\ \frac{1}{1 + \frac{FPROUT \cdot \sqrt{L_{eff}}}{qia + 2 \cdot nV_t}} & \text{for } FPROUT > 0 \end{cases} \\ C_{clm} &= \begin{cases} \frac{F \cdot \left(1 + PCLMG \cdot \frac{q_{ia}}{E_{sat} \cdot L_{eff}}\right)}{PCLM} & \text{for } PCLMG > 0 \\ \frac{F \cdot \left(1 - PCLMG \cdot \frac{q_{ia}}{E_{sat} \cdot L_{eff}}\right)}{PCLM} & \text{for } PCLMG < 0 \end{cases} \\ V_{asat} &= V_{dsat} + E_{satL} \\ M_{CLM} &= 1 + \frac{1}{C_{clm}} \ln \left[1 + \frac{V_{ds} - V_{dseff}}{V_{asat}} \cdot C_{clm} \right] \end{split}$$

Output conductance – DIBL Effect

Adopted from BSIM4

$$PVAGfactor = \begin{cases} 1 + PVAG \cdot \frac{q_{im}}{E_{sat}L_{eff}} & \text{for } PVAG > 0\\ \frac{1}{1 - PVAG \cdot \frac{q_{im}}{E_{sat}L_{eff}}} & \text{for } PVAG < 0 \end{cases}$$
(3.104)

$$\theta_{rout} = \frac{0.5 \cdot PDIBL1}{\cosh\left(DROUT \cdot \frac{L_{eff}}{L_{t0}}\right) - 1} + PDIBL2 \qquad (3.105)$$

$$V_{ADIBL} = \frac{q_{ia} + 2kT/q}{\theta_{rout}} \cdot \left(1 - \frac{V_{dsat}}{V_{dsat} + q_{ia} + 2kT/q}\right) \cdot PVAGfactor \cdot \frac{1}{1 + PDIBLCB \cdot V_{bsx}} \qquad (3.106)$$

$$M_{DIBL} = \left(1 + \frac{V_{ds} - V_{dseff}}{1 + V_{dseff}}\right) \qquad (3.107)$$

$$M_{DIBL} = \left(1 + \frac{V_{ds} - V_{dseff}}{V_{ADIBL}}\right) \tag{3.107}$$

I_{DS}-V_X Gummel Symmetry



(N+1 derivatives exist, where N=DELTA)

12/16/2020

25

 I_{DS} vs V_X (V_D=V_X & V_S=-V_X)

Harmonic Balance Simulation

• Accurate value of slope for all harmonics



Global Extraction Procedure

- Single set of parameters for geometrical scaling
- Step by step approach needed







Geometrical Scaling

Model Validation on Measurements



Geometrical Scaling

Model Validation on Measurements gmVgs at Vps=0.05V for different Vps PMTETWar_10x00/14g_ln_25C/gmg



Geometrical Scaling

32

Model Validation on Measurements:



CV Model

- Physical Capacitance Model
- Poly-depletion & Quantum Mechanical Effect
- Channel Length Modulation
- Velocity Saturation Effect
- Charge conservation



Physical Capacitance Model

$$T_1 = \frac{v_{gpqm} + 2 \cdot q_s}{1 + 2 \cdot \chi_s}$$

$$T_2 = \frac{v_{gpqm} + 2 \cdot q_{deff}}{1 + 2 \cdot \chi_d}$$

$$T_4 = \frac{(q_s - q_{deff})^2}{3(\chi_s + \chi_d)^3}$$

$$T_7 = \frac{0.8 \cdot \left[(\chi_s + \chi_d)^2 + \chi_s \cdot \chi_d\right]}{1 + q_s + q_{deff}} + \frac{2}{\gamma_g^2}$$

$$\chi_s = \sqrt{0.25 + \frac{v_{gpqm} + 2 \cdot q_s}{\gamma_g^2}}$$
$$\chi_d = \sqrt{0.25 + \frac{v_{gpqm} + 2 \cdot q_{deff}}{\gamma_g^2}}$$

 $-a_1 - a_2 - a_1$

Also available in CV Model

- PDE

21

- QME
- SCE

$$\begin{aligned} & \text{Bulk terminal} \qquad Q_b = T_1 + T_2 + \left[T_4 \cdot T_7 - n_q \cdot \left(q_s + q_{deff} + \frac{(q_s - q_{deff})^2}{3(1 + q_s + q_{deff})} \right) \right] \\ & \text{Source terminal} \quad Q_s = \frac{n_q}{3} \left[2 \cdot q_s + q_{deff} + \frac{1 + 0.8 \cdot q_s + 1.2 \cdot q_{deff}}{2} \left(\frac{q_s - q_{deff}}{1 + q_s + q_{deff}} \right)^2 \right] \\ & \text{Drain terminal} \quad Q_d = \frac{n_q}{3} \left[q_s + 2 \cdot q_{deff} + \frac{1 + 1.2 \cdot q_s + 0.8 \cdot q_{deff}}{2} \left(\frac{q_s - q_{deff}}{1 + q_s + q_{deff}} \right)^2 \right] \end{aligned}$$

12/16/2020

Yogesh Chauhan, IIT Kanpur

Normalized Q_G , Q_B and Q_S vs. V_{GS}



Normalized Capacitance



Normalized Capacitance (No QME & PDE)




QME model for Capacitance

Charge centroid

$$X_{DC}^{inv} = \frac{ADOS \cdot (1.9 \cdot 10^{-9})}{1 + \left[\frac{Q_i + ETAQM \cdot Q_B}{QM0}\right]^{0.7 * BDOS}}$$
$$C_{ox}^{inv} = \frac{3.9 \cdot \epsilon_0}{TOXP \cdot \frac{3.9}{EPSROX} + \frac{X_{DC}^{inv}}{\epsilon_{ratio}}}$$

Intrinsic Charge expressions:

$$WLCOXVt_{inv} = NF \cdot Wact \cdot Lact \cdot C_{ox}^{inv} \cdot nVt$$
$$QBi = -NF \cdot Wact \cdot Lact \cdot \left(\frac{\epsilon_0 \cdot EPSROX}{TOXP}\right) \cdot nVt \cdot Qb$$
$$QSi = -WLCOXVt_{inv} \cdot Qs$$
$$QDi = -WLCOXVt_{inv} \cdot Qd$$
$$QGi = QSi + QDi + QBi$$

Normalized C_{GG} vs. V_{GS} (with QME only)



Normalized C_{GG} vs. V_{GS} (QME and PDE)



Normalized Caps vs. V_{DS}



Capacitance Quality Test



Junction capacitance model

- BSIM4 junction capacitance model causes asymmetry
- Updated junction capacitance model for AC symmetry

$$\begin{split} \mathrm{Q}_{j_old}\big(\mathrm{V}_{j}\big) \coloneqq & \left| \begin{array}{c} \mathrm{C}_{j} \cdot \mathrm{PBS} \cdot \frac{1 - \left(1 - \frac{\mathrm{V}_{j}}{\mathrm{PBS}}\right)^{1 - \mathrm{MJS}}}{1 - \mathrm{MJS}} & \mathrm{if} \ \mathrm{V}_{j} < 0 \end{array} \right| \textbf{C}_{j} \cdot \mathrm{PBS} \cdot \frac{1 - \left(1 - \frac{\mathrm{V}_{j}}{\mathrm{PBS}}\right)^{1 - \mathrm{MJS}}}{1 - \mathrm{MJS}} & \mathrm{if} \ \mathrm{V}_{j} < 0 \end{array} \right| \textbf{C}_{j} = 0 \\ & \mathrm{V}_{j} \cdot \mathrm{C}_{j} + \mathrm{V}_{j}^{2} \cdot \frac{\mathrm{MJS} \cdot \mathrm{C}_{j}}{2 \cdot \mathrm{PBS}} & \mathrm{if} \ \mathrm{V}_{j} > 0 \end{split} \quad \textbf{C}_{j} = 0 \\ & \mathrm{V}_{j} \cdot \mathrm{C}_{j} + \mathrm{V}_{j}^{2} \cdot \frac{\mathrm{MJS} \cdot \mathrm{C}_{j}}{2 \cdot \mathrm{PBS}} & \mathrm{if} \ \mathrm{V}_{j} > 0 \end{split}$$



Junction capacitance model



AC Symmetry test



12/16/2020

Yogesh Chauhan, IIT Kanpur

46

-0.4

-0.5

--0.6

--0.7 del2

-0.8

-0.9

--1.0

--1.1

--1.2

-0.8

--1.0

--1.2

-1.4

--1.6

--1.8

-2.0

-2.2

0.4

del2

S

0.4

0.3

0.3

ß

Ref. - C. McAndrew, IEEE TED, 2006

BSIM6 Validation – Gate Capacitance





RF Validation



Fig. 12. Smith chart of S_{11} and S_{22} parameters at $V_G - V_{T0,sat} = [0.125, 0.225, 0.425, 0.725]$ V and $V_D = 1.1$ V.

Modeling of Self-Heating Effect

$$\downarrow DS \xrightarrow{Power} T \xrightarrow{\mu} T \xrightarrow{\mu} V_{sat}(T) \xrightarrow{\Delta} \Delta V \xrightarrow{\mu} V_{t}(T) \xrightarrow{\Delta} \Delta V_{t}$$

- Self Heating Effect is modeled by using Thermal Network
- Voltage at thermal node ' Δ T' is rise in temperature.
- This Voltage (ΔT) is added to the temperature variable in the model.



Yogesh Chauhan, IIT Kanpur

Ref.: BSIM-SOI Model

Self Heating Model – Quality Test

- **Step 1**: For transistor biased in saturation, sweep R_{TH} (thermal resistance) with self heating ON, observe current and temperature.
- Step 2: Switch off self heating model, simulate the same circuit for temperature range obtained in step 1.
- Drain current obtained from both the steps should be same.



Yogesh Chauhan, IIT Kanpur

Ref: G. Gildenblat, Compact Modeling: Principles, Techniques and Applications, Springer, 2010.

Self Heating Effect: Output Characteristics

• Drain current reduces in high power region.



Modeling of Gate Resistance and NQS in BSIM-BULK Model



Figure 2: Gate resistance network for (a) RGATEMOD = 0 (b) RGATEMOD = 1 (b) RGATEMOD = 2 (d) RGATEMOD = 3.

NQS(Non-Quasi-Static) Effect

In QS modeling: charge is a function of terminal voltages only.

 $\boldsymbol{Q}(t) = \boldsymbol{Q}(\boldsymbol{V}_{\boldsymbol{G}}(t), \boldsymbol{V}_{\boldsymbol{D}}(t), \boldsymbol{V}_{\boldsymbol{S}}(t), \boldsymbol{V}_{\boldsymbol{B}}(t))$

In NQS modeling: charge is a not only a function of terminal voltages but also an explicit function of time.

 $\boldsymbol{Q}(t) = \boldsymbol{Q}(\boldsymbol{V}_{\boldsymbol{G}}(t), \boldsymbol{V}_{\boldsymbol{D}}(t), \boldsymbol{V}_{\boldsymbol{S}}(t), \boldsymbol{V}_{\boldsymbol{B}}(t), t)$

• The onset frequency of NQS (f_{nqs}) is typically around $\approx \frac{f_t}{3}$.

NQS(Non-Quasi-Static) Effect





R_{ii} is the channel reflected NQS resistance

\mathbf{R}_{geltd} is used as the Gate Electrode Resistance



➤ Segmentation model with segments ≥ 17 can capture the NQS trend

Rgeltd

Cgdo

Increases the computational time

This approach has been there in the present BSIM-BULK model

NQS: Improved Model Modeling of Channel RC Network Modeling of Gate Electrode RC Network

$$R_{1} = \frac{R_{ch}}{40}, R_{2} = \frac{7R_{ch}}{120}, R_{3} = \frac{R_{g}}{3}, C_{2} = \frac{20C_{OX}}{49} \text{ and } C_{3} = \frac{6C_{OX}}{5}$$

$$\frac{1}{R_{1}} = XRCRG1.\frac{1}{R_{ch}} \quad \frac{1}{R_{2}} = XRCRG2.\frac{1}{R_{ch}}$$

$$C_{2} = XRCCG.CGGI$$

$$R_{3} = R_{geltd} \text{ and } C_{3} = XGCCG.C_{GG}$$

$$\text{where, } XRCRG1 = 40, XRCRG2 = \frac{120}{7},$$

$$XRCCG = \frac{49}{20} \text{ and } XGCCG = \frac{6}{5}$$



C. Gupta, N. Mohamed, H. Agarwal, R. Goel, C. Hu, and Y. S. Chauhan, "<u>Accurate and Computationally Efficient</u> <u>Modeling of Nonquasi Static Effects in MOSFETs for Millimeter Wave Applications</u>", IEEE Transactions on Electron Devices, Vol. 66, Issue 1, pp. 44-51, Jans 2019 June, IIT Kanpur 56

NQS: Improved Model



NQS: Improved Model

2D TCAD does not consider the impact of gate electrode distributed network on NQS



Improved Complete Model: TCAD Validation

2D TCAD does not consider the impact of gate electrode distributed network on NQS



Improved Complete Model: Validation on Measured Data



Large Signal Analysis



Summary of BSIM-BULK

- Charge based physical compact model
 - Physical effects & Parameter names matched to BSIM4 → No new training required for engineers
 - Smooth charge/current/capacitance & derivatives
- Model is symmetric and continuous around $V_{DS}=0$
 - Fulfills Gummel symmetry and AC symmetry
 - Shows accurate slope for harmonic balance simulation
- BSIM4's extraction methodology can be easily used for BSIM6 → fast deployment & lower cost
- Rapid development
 - From scratch to production level in two years!

High Voltage MOSFET Modeling in BSIM-BULK

H. Agarwal, C. Gupta, R. Goel, P. Kushwaha, Y.-K. Lin, M.-Y. Kao, J.-P Duarte, H.-L. Chang, Y. S. Chauhan, S. Salahuddin, and C. Hu, "<u>BSIM-HV: High Voltage MOSFET</u> <u>Model Including Quasi-Saturation and Self-Heating Effect</u>", IEEE Transactions on Electron Devices, Vol. 66, Issue 10, pp. 4258-4263, Oct. 2019.

High Voltage MOSFET Model

High Voltage Devices: Overview

- Wide application domain: Display, self-driving cars, etc.
- To withstand high voltage:
- Increase gate oxide thickness
- Add a drift region between drain/gate: prevents breakdown of gate oxide and breakdown of drain junction.



Physics of Drift Region

• Transport in the drift

$$I_{dr} = Q_{dr} * v_{dr}$$
$$I_{dr} = I_{ds}$$



• To support higher current, carrier velocity in the drift region increases

$$\boldsymbol{V_g} \uparrow \to \boldsymbol{I_{ds}} \uparrow \to \boldsymbol{v_{dr}} \uparrow$$

• As the carrier velocity reaches the saturation velocity limit, the resistance of the drift region increases

Physics of Drift Region



Rdr,S Intrinsic Tx Rdr,D Rdr,D RDLCW: Resistance



 $I_{dr,sat,D} = q * NDRIFTD * W_{eff} * VDRIFT$

RDLCW: Resistance of the **D**rain side at **L**ow **C**urrent

MDRIFT: Smoothing parameter for velocity saturation VDRIFT: Saturation Velocity in the drift NDRIFTD: Charge Density in the drift

$\delta_{\rm HV}$ introduced for smoothness. Nominal value ~ 1

Source side parameters: RSLCW, NDRIFTS

Implementation in BSIM-BULK

- Turn-key feature: Activates only when *switch HVMOD is set to 1*.
- Default value of HVMOD is 0 (HV feature turned-off)

```
rdrift d = rdstemphv * RDLCW * WeffWRFactor/T2D * T4;
```

```
Rdrain = Rdrain + rdrift_d;
Rsource = Rsource + rdrift_s;
```

Experimental 35V LDMOS





12/16/2020

Lugush Chauhan, IIT Kanpur



Experimental 40V VDMOS

Lines: Model

Symbols: Exp. Data



Temperature Dependence



Capacitances in HV Devices



Presence of overlap region: Contributes bias dependent capacitance


$$V_{gdi} - V_{fb} = \psi_P + \gamma * \sqrt{e_P^{-\psi} + \psi_P - 1}$$
 (Solved analytically)

$$Q_{I,dr} = W * L_{dr1} * 2n_q * C_{ox} * V_t * q_{dr}$$

$$Q_{B,dr} = W * L_{dr1} * 2n_q * C_{ox} * V_t * (V_{gdi} - V_{fb} - \psi_{s,ov} - 2n_q * q_{dr})$$
12/16/2020 Yogesh Chauhan, IIT Kanpur

Model Implementation

- Activate the model: *Set HVCAP=1 along with HVMOD =1*
- Default value of HVCAP is 0

```
if (HVCAP == 1 && HVMOD == 1) begin
```

```
// CV calculations
vqfbdrift = -devsign * V(q,di) - VFBOV;
vqfbdrift = vqfbdrift/Vt;
gamhv = sqrt(2.0 * `q * epssi * NDR * inv Vt) / Cox;
phibHV = lln(NDR / ni);
 `PO psip(vgfbdrift,gamhv,0,phibHV,psip k)
 `BSIM_q(psip_k, phibHV, devsign *V(di,b)/Vt, gamhv, q k)
QBOV = NF * Wact * LOVER * `EPS0 * EPSROX / BSIMBULKTOXP * Vt *
QIOV = NF * Wact * LOVERACC * 2 * ng hv * Vt * TO * g k ;
   Qovb = Qovb + QIOV;
   Qovd = Qovd + QBOV;
```

Yogesh Chauhan, IIT Kanpur

Model Implementation

Parameters introduced for the charge model:

VFBOV: Flat-band voltage of the drift region **LOVER**: Length of the drift region **LOVERACC:** Effective length in accumulation **NDR**: Doping of the drift region **SLHV**: Parameter and Flag for smoothing the capacitance **SLHV1**: Parameter for smoothing the capacitance

TCAD Validation



TCAD Validation



Validation with Experimental Data-1



Validation with Experimental Data



Speed Test

21 stage Ring Oscillator: 1000 cycles 100 points/cycle



Summary of High Voltage Model

- HV module is turned off-by default in BSIM-BULK model.
 - Default value of model selector HVMOD = 0
 - Activate the HV feature by setting HVMOD=1
- Model captures the physics of high-voltage devices
- Excellent convergence in large circuit simulations

Journal Publications

- C. Gupta, S. Dey, R. Goel, C. Hu, and Y. S. Chauhan, "Modeling of Current Mismatch and 1/f Noise for Halo Implanted Drain-Extended MOSFETs", IEEE Transactions on Electron Devices, Vol. 67, Issue 11, Nov. 2020.
- H. Agarwal, C. Gupta, R. Goel, P. Kushwaha, Y.-K. Lin, M.-Y. Kao, J.-P Duarte, H.-L. Chang, Y. S. Chauhan, S. Salahuddin, and C. Hu, "<u>BSIM-HV: High</u> <u>Voltage MOSFET Model Including Quasi-Saturation and Self-Heating Effect</u>", IEEE Transactions on Electron Devices, Vol. 66, Issue 10, pp. 4258-4263, Oct. 2019.
- C. Gupta, H. Agarwal, R. Goel, C. Hu, and Y. S. Chauhan, "<u>Improved Modeling of Bulk Charge Effect for BSIM-BULK Model</u>", IEEE Transactions on Electron Devices, Vol. 66, Issue 6, pp. 2850-2853, June 2019.
- C. Gupta, N. Mohamed, H. Agarwal, R. Goel, C. Hu, and Y. S. Chauhan, "<u>Accurate and Computationally Efficient Modeling of Nonquasi Static Effects in MOSFETs for Millimeter Wave Applications</u>", IEEE Transactions on Electron Devices, Vol. 66, Issue 1, pp. 44-51, Jan. 2019.
- C. Gupta, R. Goel and Y. S. Chauhan, "<u>Analysis and Modeling of Current Mismatch in Laterally Non-Uniform MOSFETs</u>", IEEE Transactions on Electron Devices, Vol. 65, Issue 10, pp. 4254-4262, Oct. 2018.
- C. Gupta, S. Dey, H. Agarwal, R. Goel, C. Hu, and Y. S. Chauhan, "<u>Analysis and Modeling of Temperature and Bias Dependence of Current Mismatch in Halo Implanted MOSFETs</u>", IEEE Transactions on Electron Devices, Vol. 65, Issue 9, pp. 3608-3616, Sept. 2018.
- C. Gupta, H. Agarwal, Y. K. Lin, A. Ito, C. Hu and Y. S. Chauhan, "<u>Analysis and Modeling of Zero-VTH Native Devices with Industry Standard BSIM6</u> <u>Model</u>", Japanese Journal of Applied Physics (Special Issue), Vol. 56, Issue 4S, pp. 04CD09(1-6), Apr. 2017.
- H. Agarwal, C. Gupta, S. Dey, S. Khandelwal, C. Hu, and Y. S. Chauhan, "<u>Anomalous Transconductance in Long Channel Halo Implanted MOSFETs:</u> <u>Analysis and Modeling</u>", IEEE Transactions on Electron Devices, Vol. 64, Issue 2, pp. 376-383, Feb. 2017.
- Y.-K. Lin, S. Khandelwal, A. Medury, H. Agarwal, H.-L. Chang, Y. S. Chauhan, and C. Hu, "<u>Modeling of Sub-surface Leakage Current in Low Vth Short</u> <u>Channel MOSFET at Accumulation Bias</u>", IEEE Transactions on Electron Devices, Vol. 63, Issue 5, pp. 1840-1845, May 2016.
- H. Agarwal, P. Kushwaha, C. Gupta, S. Khandelwal, C. Hu, and Y. S. Chauhan, "<u>Analysis and Modeling of Flicker Noise in Lateral Asymmetric Channel</u> <u>MOSFETs</u>", Solid State Electronics, Vol. 115, Part A, pp. 33-38, Jan. 2016.
- H. Agarwal, S. Khandelwal, S. Dey, C. Hu, and Y. S. Chauhan, "<u>Analytical Modeling of Flicker Noise in Halo Implanted MOSFETs</u>", IEEE Journal of Electron Devices Society, Vol. 3, Issue 4, pp. 355-360, April 2015.
- H. Agarwal, C. Gupta, P. Kushwaha, C. Yadav, J. P. Duarte, S. Khandelwal, C. Hu, and Y. S. Chauhan, "<u>Analytical Modeling and Experimental Validation</u> of Threshold Voltage in BSIM6 MOSFET Model", IEEE Journal of the Electron Devices Society, Vol. 3, Issue 3, pp. 240,243, March 2015.
- Y. S. Chauhan, S. Venugopalan, M.-A. Chalkiadaki, M. A. Karim, H. Agarwal, S. Khandelwal, N. Paydavosi, J. P. Duarte, C. C. Enz, A. M. Niknejad, and C. Hu, "<u>BSIM6: Analog and RF Compact Model for Bulk MOSFET</u>", IEEE Transactions on Electron Devices, Vol. 61, Issue 2, pp. 234-244, Feb. 2014. (Invited)

Conference Publications-1

- A. Rathi, M. Kumar, J. K. Verma, H. S. Jatana, Y. S. Chauhan, and Abhisek Dixit, "Modeling of 0.18µm RF Bulk and SOI Planar MOSFETs using Industry Standard BSIM Models", IEEE International Conference on Emerging Electronics (ICEE), Delhi, Nov. 2020.
- J. K. Verma and Y. S. Chauhan, "Investigation of Standard and Enclosed Gate n-MOSFET Degradation due to Total Ionizing Dose Using BSIM-BULK", IEEE Electron Devices Technology and Manufacturing Conference (EDTM), Penang, Malaysia, Mar. 2020.
- R. Goel, C. Gupta, and Y. S. Chauhan, "<u>Analysis and Compact Modeling of Thermal Noise in Halo Implanted MOSFETs</u>", IEEE Electron Devices Technology and Manufacturing Conference (EDTM), Penang, Malaysia, Mar. 2020.
- C. Gupta, R. Goel, H. Agarwal, C. Hu, and Y. S. Chauhan, "<u>BSIM-BULK: Accurate Compact Model for Analog and RF Circuit Design</u>", IEEE Custom Integrated Circuits Conference (CICC), Austin, USA, April 2019. (Invited).
- J. K. Verma, S. Ghosh, A. Yadav and Y. S. Chauhan, "Simulation, Characterization and Parameter Extraction of Radiation Hardened MOSFET", IEEE International Conference on Modeling of Systems Circuits and Devices, Hyderabad, India, Feb. 2019.
- R. Goel, C. Gupta, and Y. S. Chauhan, "<u>An Empirical Model to Enhance the Flexibility of gm/Id Tuning in BSIM-BULK Model</u>", IEEE Uttar Pradesh Section International Conference on Electrical, Electronics and Computer Engineering (UPCON), Gorakhpur, India, Nov. 2018.
- C. Gupta, H. Agarwal, C. Hu, and Y. S. Chauhan, "<u>Analysis and Modeling of Capacitances in Halo-Implanted MOSFETs</u>", IEEE Electron Devices Technology and Manufacturing Conference (EDTM), Toyama, Japan, Feb.-Mar. 2017.
- A. Dasgupta, C. Gupta, A. Dutta, Y.-K. Lin, S. Srihari, T. Ethirajan, C. Hu, and Y. S. Chauhan, "Modeling of Body-bias Dependence of Overlap Capacitances in Bulk MOSFETs", IEEE International Conference on VLSI Design, Hyderabad, India, Jan. 2017.
- N. Mohamed, H. Agarwal, C. Gupta, and Y. S. Chauhan, "<u>Compact Modeling of NQS Effect in Bulk MOSFETs for RF Circuit Design in Sub-THz Regime</u>", IEEE International Conference on Emerging Electronics (ICEE), Mumbai, India, Dec. 2016.
- H. Agarwal, C. Gupta, S. Khandelwal, C. Hu, S. Dey, K. Chan and Y. S. Chauhan, "<u>Analysis and Modeling of Low Frequency Noise in Presence of Doping Non-Uniformity in MOSFETs</u>", IEEE International Conference on Emerging Electronics (ICEE), Mumbai, India, Dec. 2016.
- C. Gupta, H. Agarwal, Y. K. Lin, S. Khandelwal, Akira Ito, C. Hu, and Y. S. Chauhan, "Analysis and Modeling of Zero-VTH Devices with Industry Standard BSIM6 Model", International Conference on Solid State Devices and Materials (SSDM2016), Tsukuba, Japan, September 2016.
- C. Gupta, H. Agarwal, R. Gillon, S. Khandelwal, Y.-K. Lin, C. Hu and Y. S. Chauhan, "Modeling of High Voltage LDMOSFET using Industry Standard BSIM6 MOS Model", IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Hong Kong, Aug. 2016.
- C. Gupta, H. Agarwal, Akira Ito, S. Ghosh, P. Khushwaha, C. Hu, and Y. S. Chauhan, "Modeling of Zero-Vth MOSFET with Industry Standard BSIM6 Model", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.

Conference Publications-2

- N. Mohamed, H. Agarwal, C. Gupta, S. Khandelwal, C. Hu, and Y. S. Chauhan, "Scaling Capabilities of Industry-Standard BSIM6 MOSFET Model", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
- H. Agarwal, S. Khandelwal, C. Hu, and Y. S. Chauhan, "Analysis and Modeling of Assymetric Channel MOSFET", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
- A. Dutta, S. Sirohi, T. Ethirajan, H. Agarwal, Y. S. Chauhan, and R. Q Williams, "<u>BSIM6 Benchmarking the Next Generation MOSFET Model for RF</u> <u>Applications</u>", IEEE International Conference on VLSI Design, Mumbai, India, Jan. 2014.
- J. R. Sahoo, H. Agarwal, C. Yadav, P. Kushwah, S. Khandewal, R. Gillon, and Y. S. Chauhan, "<u>High Voltage LDMOSFET Modeling using BSIM6 as</u> <u>Intrinsic-MOS Model</u>", IEEE PrimeAsia, Visakhapatnam, Dec. 2013.
- H. Agarwal, S. Venugopalan, M. Chalkiadaki, N. Paydavosi, J. P. Duarte, S. Agnihotri, C. Yadav, P. Kushwaha, Y. S. Chauhan, C. C. Enz, A. Niknejad and C. Hu, "<u>Recent Enhancements in BSIM6 Bulk MOSFET Model</u>", IEEE International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Glasgow, Scotland, Sept. 2013.
- Y. S. Chauhan, S. Venugopalan, N. Paydavosi, P. Kushwaha, S. Jandhyala, J. P. Duarte, S. Agnihotri, C. Yadav, H. Agarwal, A. Niknejad, and C. Hu, <u>"BSIM Compact MOSFET Models for SPICE Simulation</u>", IEEE International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), Gdynia, Poland, June 2013. (Invited)
- M.-A. Chalkiadaki, A. Mangla, C. C. Enz, Y. S. Chauhan, M. A. Karim, S. Venugopalan, A. Niknejad, and C. Hu, "<u>Evaluation of the BSIM6 Compact</u> <u>MOSFET Model's Scalability in 40nm CMOS Technology</u>", IEEE European Solid-State Device Research Conference (ESSDERC), Bordeaux, France, Sept. 2012.
- Y. S. Chauhan, S. Venugopalan, M. A. Karim, S. Khandelwal, N. Paydavosi, P. Thakur, A. M. Niknejad, and C. C. Hu, "<u>BSIM Industry Standard Compact</u> <u>MOSFET Models</u>", IEEE European Solid-State Device Research Conference (ESSDERC), Bordeaux, France, Sept. 2012. <u>Slides</u> (Invited)
- Y. S. Chauhan, M. A. Karim, S. Venugopalan, S. Khandelwal, P. Thakur, N. Paydavosi, A. B. Sachid, A. Niknejad, and C. Hu, "<u>BSIM6: Symmetric Bulk</u> <u>MOSFET Model</u>", Workshop on Compact Modeling (WCM), Santa Clara, USA, June 2012. (Invited)
- S. Khandelwal, Y. S. Chauhan, M. A. Karim, S. Venugopalan, A. Sachid, A. Niknejad, and C. Hu, "<u>Analysis and Modeling of Vertical Non-uniform Doping</u> in <u>Bulk MOSFETs for Circuit Simulations</u>", IEEE International Caribbean Conference on Devices, Circuits and Systems (ICCDCS), Playa del Carmen, Mexico, March 2012.
- M. A. Karim, S. Venugopalan, Y. S. Chauhan, D. Lu, A. Niknejad, and C. Hu, "<u>Drain Induced Barrier Lowering (DIBL) Effect on the Intrinsic Capacitances</u> of <u>Nano-Scale MOSFETs</u>", Workshop on Compact Modeling (WCM), Boston, USA, June 2011.

Thank You