



# RF Wireless, 5G and GaN HEMT: Characterization and Modeling using ASM-HEMT

Yogesh S. Chauhan Professor Nanolab, Department of Electrical Engineering IIT Kanpur, India Email: <u>chauhan@iitk.ac.in</u> Homepage – <u>http://home.iitk.ac.in/~chauhan/</u>

## My Group and Nanolab

### Current members – 38

- Postdoc -5
- Ph.D. 27
- PhD graduated -10 + 2



	2020	2019	2018	2017	2016
Books		1			
Journal	16	14	20	19	18
Conference	11	15	19	11	30



- ENA (100k-8.5GHz), PNA-X 43.5GHz
- Keysight B1500, B1505
- Load Pull, NFA

## Joint Development & Collaboration



## Alumni (PhD) of Nanolab

S. No.	Year	Name	Current Status
12.	2021*	Dinesh R.	Postdoc at UC Berkeley
11	2021*	Chetan Dabhi	Postdoc at UC Berkeley
10.	2020	Girish Pahwa	Postdoc at UC Berkeley
9.	2020	Shantanu Agnihotri	Asst. Prof. at Bennett University
8.	2020	Chetan Gupta	Micron Hyderabad
7.	2018	Priyank Rastogi	Intel Bangalore
6.	2018	Prateek Jain	Postdoc at IIT Bombay
5.	2018	Avirup Dasgupta	Asst. Prof. at IIT Roorkee
4.	2017	Sheikh Aamir Ahsan	Asst. Prof. at NIT Srinagar
3.	2017	Chandan Yadav	Asst. Prof. at NIT Calicut
2.	2017	Harshit Agarwal	Asst. Prof. at IIT Jodhpur
1.	2017	Pragya Kushwaha	SAC, ISRO

### Nanolab@IITK: From Theory to Applications







# Nanolab: Characterization and Modeling Capabilities

- About Nanolab

- Hardware Capabilities

- EDA Capabilities

### About Nanolab: Areas of Research



**Atomistic Simulation** 

Strong compute and storage infrastructure for atomistic simulations - paving the way for first principle studies of materials. Research topics include materials like VO2, V2O5, black phosphoros, TMDs like MoS2, phosphorene, borophene among many others.



#### **SPICE/Compact Modeling**

Strong collaboration with the industry in terms of model development. Working closely with UC Berkeley to maintain and develop the BSIM standard models. Out ASM-HEMT model for GaN-HEMTs was recently recognized as an industry standard by the Compact Model Coalition (CMC)



#### DC and RF Device Characterization

State-of-the-art equipment for DC and RF characterization of packaged and on-wafer devices. High power measurement capabilities coupled with pulsed IV/RF and load pull systems allow for characterizations of higher level circuits like power amplifiers.



#### **RF Circuit Design**

Hardware and software capabilities to design and implement prototypes for RF circuits. Power Amplifier and Low Noise Amplifier design using advanced device technologies.

02/26/2021

### Hardware Capabilities I



### Keysight Semiconductor Device Analyzer (B1500A) Measurement capabilities:

- IV, CV, pulse/dynamic IV range of  $0.1 \text{ fA} 1 \text{ A} / 0.5 \mu \text{V} 200 \text{ V}$
- Evaluation of devices, materials, semiconductors, active/passive components
- AC capacitance measurement in multi frequency from 1 kHz to 5 MHz
- Pulsed IV measurement min 10 ns gate pulse width with 2 ns rise and fall times with 1 µs current measurement resolution

### Maury Microwaves/ AMCAD AM3221

- Bipolar ±25V/ 1A (gate) and high-voltage 250V/ 30A (drain) models
- Pulse widths down to 200ns
- Synchronized pulsed S-parameter measurements
- Connect systems in series for synchronizing 3+pulsed channels
- Long pulses into the tens and hundreds of seconds for trapping and thermal characterization

### Hardware Capabilities II



### Keysight ENA (E5071C) 100 KHz to 8.5 GHz

- 9 kHz to 4.5/ 6.5/ 8.5/ 14/ 20 GHz
- 2- or 4-port, 50-ohm, S-parameter test set
- Improve accuracy, yield and margins with wide dynamic range 130 dB, fast measurement speed 8ms and excellent temperature stability 0.005 dB/ °C



### Keysight PNA-X (N5244A) 10 MHz to 43.5 GHz

- High Frequency Device Characterization (Microwave Network Analyzer)
- 100 Khz to 8.5 GHz and 10 MHz to 43.5 GHz
- 2-port and 4-ports with two built-in sources
- High output power (+16 dBm)
- Best dynamic accuracy: 0.1 dB compression with +15 dBm input power at the receiver
- Low noise floor of 111 dBm at 10 Hz IF band width

## Hardware Capabilities III

### Keysight Power Device Characterization System: B1505

- Power device characterization up to 1500 A & 10 kV
- Medium current measurement with high voltage bias (e.g. 500 m A at 1200 V)
- $\mu\Omega$  on-resistance measurement capability
- Accurate, sub-picoamp level, current measurement at high voltage bias
- Fully automated Capacitance measurement at up to 3000 V of DC bias
- High power pulsed measurements down to 10 μs
- High voltage/ high current fast switch option to characterize GaN current collapse effect
- Fully automated thermal testing from -50 °C to +250 °C





### Keysight N8975B Noise Figure Analyzer

- Frequency range 10 MHz to 26.5 GHz in a one-box solution
- Includes Spectrum Analyzer and IQ Analyzer (Basic) modes
- SNS series noise source <u>N4002A</u>
- U7227C 100 MHz to 26.5 GHz External USB Preamplifier included

### Load Pull Characterization

### Maury Load Pull Characterization system

- A fundamental passive load pull system capable of performing load pull characterization up to 15W.
- XT982GL01 0.6 to 18 GHz Load tuner
- Plan to expand to a 3 harmonic hybrid load pull system soon.



## **EDA** Capabilities



## A Wireless World



- High-speed wireless links (WiFi, Bluetooth) allow seamless connections among device and appliance.
- Although RF design always talks about wireless transmission, all concepts are valid for wired transmission.

### **Evolution of Mobile Wireless Communication**

Early wireless devices



An old car phone (1940)



First Hand held cell phone (1973)

## The Big Picture: RF Communication



## The Big Picture: Generic RF Transceiver



Signals are upconverted/downconverted at TX/RX, by an oscillator controlled by a Frequency Synthesizer

## **Evolution of Mobile Wireless Communication**

Generation	Speed	Technology	Key Features
1G (1970–1980s)	14.4 Kbps	AMPS,NMT, TACS	Voice only services
2G (1990 to 2000)	9.6/ 14.4 Kbps	TDMA,CDMA	Voice and Data services
2.5G to 2.75G (2001-2004 )	171.2 Kbps 20-40 Kbps	GPRS	Voice, Data and web mobile internet, low speed streaming services and email services.
3G (2004-2005)	3.1 Mbps 500- 700 Kbps	CDMA2000 (1xRTT, EVDO) UMTS and EDGE	Voice, Data, Multimedia, support for smart phone applications, faster web browsing, video calling and TV streaming.
3.5G (2006-2010)	14.4 Mbps 1- 3 Mbps	HSPA	All the services from 3G network with enhanced speed and more mobility.
4G (2010 onwards)	100-300 Mbps. 3-5 Mbps 100 Mbps (Wi-Fi)	WiMax, LTE and Wi-Fi	High speed, high quality voice over IP, HD multimedia streaming, 3D gamming, HD video conferencing and worldwide roaming.
5G (Expecting at the end of 2019)	1 to 10 Gbps	LTE advanced schemes, OMA and NOMA	Super fast mobile internet, low latency network for mission critical applications, Internet of Things, security and surveillance, HD multimedia streaming, autonomous driving, smart healthcare applications.

4G

oplications of 5G chnology

A LOOK INTO THE FUTURE

### 5G - Promises

#### Enhanced Mobile Broadband Capacity Enhancement



02/26/2021

## 5G vs 4G



## Speed

### Downlink Speeds by Technical Generation



02/26/2021

## 6G?

- Research on 6G
- Applications
  - Artificial Intelligence (AI)
  - Extended Reality (XR)
  - Automation
  - Robotics
- 6G requires massive performance improvements as compared to 5G.
- 5G speed 20 Gbps and frequencies up to 100 GHz
- 6G 1000 Gbps and may utilize frequencies up to 3 THz



### What's so special in 5G



- Frequency bands sub-6GHz and 28GHz
- 5G small cell
  - Qorvo and Peregrine Semi are offering solutions using SOI technology.
    - Average power of 5-6 W
  - Lower power will limit the coverage area of small cells, restricting its use in cities.
- Solution GaN technology
  - Enables high power modules for data transmission.



### Technologies - State-of-the-art

Power

Efficiency



### GaN dominance in RF

FUNCTION TECHNOLOGY ENABLING NETWORKS



25

### **Energy Budget and Loss**



Yogesh Chauhan, IIT Kanpur

### Efficiency - GaN vs LDMOS

### Silicon LDMOS: NXP A2T18S160W31SR3

Frequency	G <sub>pe</sub> (dB)	η <sub>D</sub> (%)	Output PAR (dB)	ACPR (dBc)	IRL (dB)
1805 MHz	19.6	32.1	7.2	-34.7	-12
1840 MHz	20.1	32.1	7.2	-35.0	-17
1880 MHz	19.9	31.6	7.2	-35.4	-12

### GaN: NXP A2G22S160-01SR3

Frequency	G <sub>ps</sub> (dB)	η <sub>D</sub> (%)	Output PAR (dB)	ACPR (dBc)	IRL (dB)
1805 MHz	18.2	36.9	7.1	-33.4	-11
1840 MHz	18.5	37.4	7.1	-33.0	-16
1880 MHz	18.6	38.2	7.0	-32.5	-16

### Bandwidth - GaN vs LDMOS



#### Inference:

- GaN Wideband Gain
- LDMOS would need 4 channel carrier aggregation  $\rightarrow$  One GaN Carrier

[1] Image Courtesy - Wolfspeed - Datasheets

[2] Image Courtesy - NXP Semiconductors - Datasheets

#### 02/26/2021

### Comparison at mmWave



Si CMOS: 11% & 0.1W



### **Product Features**

36 34

32

30 28

26 24 22

20

18

14 12 10

PidB [dBm], GidB[dB]

- Frequency Ranner 27 \_ 31GHz
- Psat: 37dBm (typical across frequency)
- PAE: 28%
- Small Signal Gain: 23dB
- Input Return Loss: 10dB
- IM3 (2) 25dBm/tone: -36dBc
- IM5 @ 25dBm/tone: -45dBc
- Bias: V<sub>D</sub> = 20V, I<sub>DQ</sub> = 140mA, V<sub>Q</sub> = -3.0V Typical

25 26 27 28 29 30 31 32 33

GaAs: 14% & 2W

Chip Dimensions: 3.24 x 1.74 x 0.10mm

### GaN MMIC: 28% & 5W

02/26/2021

Yogesh Chauhan, IIT Kanpur

30 28 26

24 22

18

16 Vadel

14

12

- PldB

-G1dB

Nadd

Freq. (GHz)

29

### Size reduction



High Power Density  $\rightarrow$  Small Size  $\rightarrow$  Miniaturization & Easy Integration

02/26/2021

### Application area of different semiconductor materials



### **RF** Market



## GaN Properties

	Si	GaAs	4H-SiC	GaN
Eg (eV)	1.1	1.42	3.26	3.39
$n_i (\text{cm}^{-3})$	1.5×10 <sup>10</sup>	1.5×10 <sup>6</sup>	8.2×10 <sup>-9</sup>	1.9×10 <sup>-10</sup>
Er	11.8	13.1	10	9.0
$\mu_n$ (cm <sup>2</sup> /Vs)	1350	8500	700	1200(Bulk) 2000(2DEG)
Vsat (107cm/s)	1.0	1.0	2.0	2.5
Ebr (MV/cm)	0.3	0.4	3.0	3.3
Θ(W/cm K)	1.5	0.43	3.3-4.5	1.3
$JM = \frac{E_{br}v_{sat}}{2\pi}$	1	2.7	20	27.5







#### 02/26/2021

[1] U. K. Mishra et al., Proc. IEEE, 96 (2), [2008]

Yogesh Chauhan, IIT [2] M. A. Briere, Tech. Rep., International Rectifier, Dec. [2008]

### GaN HEMT Structure



02/26/2021

### AlGaN/ GaN Hetero-structure

- The AlGaN/GaN hetero-structure is used to take advantage of the two dimensional electron gas (2-DEG)
- AlGaN/GaN materials create piezoelectric and spontaneous polarization effects using an un-doped hetero-interface



# GaN HEMT

Some interesting features of IIInitride system:

- Wide bandgap
- High 2-DEG charge density
- High electron mobility
- High breakdown voltage
- Excellent thermal conductivity
- High power density per mm of gate periphery
- GaN HEMTs are able to operate in high frequency, high power as well as high temperature device applications




#### Goal of a PDK – The output of Enablement



- Offer a circuit design environment that enables full exploitation of technology
  - Capture all device physics
  - Model impact of layout choices on device mean and variance
  - Accurate modeling of layout effects for simulation from layout

# Compact Modeling or SPICE Modeling



Medium of information exchange



- Good model should be
  - Accurate: Trustworthy simulations.
  - Simple: Parameter extraction is easy.
- Balance between accuracy and simplicity depends on end application

- Excellent Convergence
- Simulation Time ~µsec
- Accuracy requirements
  - ~ 1% RMS error after fitting
- Example: BSIM6, BSIM-CMG, ASH-HEMT

# Industry Standard Compact Models

• Standardization Body – Compact Model Coalition

http://www.si2.org/cmc/

- CMC Members EDA Vendors, Foundries, IDMs, Fabless, Research Institutions/Consortia
- CMC models are available in commercial SPICE simulators



#### News (March 14, 2018)

- Our ASM-GaN-HEMT Model is industry standard SPICE Model for GaN HEMTs
- Download <u>http://iitk.ac.in/asm/</u>

Si2 Approves IC Design Simulation Standards for Gallium http://www.si2.org/cmc/ Nitride Devices

March 14, 2018 / 0 Comments / in Compact Model, Frontpage /



#### Si2 Approves Two IC Design Simulation Standards for Fast-Growing Gallium Nitride Market

Compact Model Coalition Models Expected to Reduce Costs, Speed Time-to-Market

http://www.si2.org/2018/03/14/gallium-nitride-models/



# Media Coverage (April 11, 2018)

#### आईआईटी में बना सिमुलेशन सॉफ्टवेयर

यह सॉफ्टवेयर तैयार करने वाला दनिया का दूसरा संस्थान बना आईआईटी कानपर. आसानी से टेस्ट कर पाएंगे इंटीग्रेटेड सर्किट का डिजाडन

#### अमर उजाला ब्यरो

कानपुर। आईआईटी कानपुर के वैज्ञानिकों ने पांच साल की मेहनत के बाद आखिरकर इंटीग्रेटेड सर्किट डिजाइन सिमलेशन सॉफ्टवेयर तैयार कर लिया। इस सॉफ्टवेयर को तैयार करने वाला आईआईटी कानपर दनिया का दसरा संस्थान है। इसके पहले अमेरिका के मैचाच्यटस इंस्टीट्यट ऑफ टेक्नोलॉजी के वैज्ञानिकों ने इसे तैयार किया था।

में क्या-क्या कमी है सकता है। अभी तक लिए लाखों रुपये ख



इस सॉफ्टवेयर को इलेक्टॉनिक्स विभाग के प्रो. आईआईटी के विशेषज्ञों ने खद तैयार कर लिया है तो योगेश चौहान ने तैयार किया है। इस सॉफ्टवेयर के उम्मीद है कि आने वाले दिनों में देश के शिक्षण जरिए इंटीग्रेटेड सर्किट की डिजाइन को आसानी से संस्थानों और देश की कंपनियों को इसके लिए कम टेस्ट किया जा सकेगा। मतलब कोई भी सर्किट कीमत चकानी पडे। प्रो. चौहान ने यह शोध अपने डिजाइन करने से पहले इस सॉफ्टवेयर के जरिए एक ऑस्ट्रेलियाई दोस्त के साथ मिलकर की है। अब कंप्यटर पर ही चेक किया जा सकता है कि सर्किट इस रिसर्च को और बड़े स्तर पर पहुंचाने के लिए करने थे जिससे जकसाज होता था। अब सॉफ्टनेयर से

प्रयोग होता है इंटीग्रेटेड सर्किट इंटीग्रेटेड सर्किट का प्रयोग हर तरह के इलेक्टॉनिक और इलेक्टिकल डिवाइस में किया जाता है। इसलिए इसे तैयार करना मश्किल होता था। पहले लोग प्रैक्टिकली डसे तैयार

#### बिजली की होगी बचत 5जी में भी भमिका

सॉफ्टवेयर के जरिए जैन सेमीकंडक्टर के डिजाइन का भी परीक्षण किया जा सकेगा। इस सेमीकंडक्टर का प्रयोग बिजली की बचत के लिए किया जाता है। अभी तक इसका परीक्षण महंगा होता था लेकिन अब सॉफ्टवेयर तैयार होने से यह भी सस्ता हो जाएगा। इसके अलावा इस सॉफ्टवेयर का प्रयोग 5 जी की तकनीक विकसित करने में भी की जा सकेगी।

# सभी डलेक्टॉनिक डिवाइस में

#### अब झटपट बनेंगे इलेक्ट्रॉनिक उपकरण

जागरण संवाददाता, कानपुर : आइआइटी कानपुर के इलेक्ट्रिक इंजीनियरिंग विभाग के प्रो. योगेश चौहान की खोज से मजबत और टिकाऊ इलेक्टानिक उपकरण भी झटपट बन जाएंगे। उन्होंने ऐसा इंटीग्रेटेड सर्किट डिजाइन सिम्युलेशन सॉफ्टवेयर तैयार किया है, जिसकी सहायता से चंद मिनटों में किसी भी इलेक्टानिक गैजेटस का कंप्युटरीकृत डिजाइन बन सकेगा। इस खोज से आइआइटी कानपर यएसए के मैसाचसेटस इंस्टीटयट ऑफ टेक्नालाजी (एमआइटी) के बाद इंटीग्रेटेड सर्किट डिजाइन सिम्युलेशन सॉफ्टवेयर तैयार करने वाला दनिया का दसरा संस्थान बन गया है।

अमेरिका में चुना गया 70 हजार युएस डालर का अनुदान सॉफ्टवेयर : अमेरिका में सेमी कंडक्टर इंडस्टी से संबंधित 40 से अधिक कंपनियों की संस्था (काम्पैक्ट मॉडल कोएलेशन) ने कई देशों के सॉफ्टवेयर का अवलोकन किया। फार्मुले पर आधारित है। किसी भी जेसमें से एमआइटी और आइआइटी के पॉफ्टवेयर को चना। हर साल मिलेंगे 70 हजार गणना हो सकेगी।

#### आइआइटी प्रोफेसर ने बनाया इंटीग्रेटेड सर्किट डिजाइन सिम्युलेशन सॉफ्टवेयर



प्रो. चौहान के मुताबिक साफ्टवेयर से रक्षा क्षेत्र और अंतरिक्ष कार्यक्रम में काफी सहयोग मिलेगा। 5जी के हाई स्पीड एम्पलीफायर बनाने में मदद मिलेगी। चालकरहित कार, रिमोट सर्जरी आदि बनाना संभव हो जाएगा।

रक्षा क्षेत्र और अंतरिक्ष

कार्यक्रम में सहयोग

की कडी मेहनत प्रो . योगेश चौहान 🛛 के बाद साफ्टवेयर तैयार किया। अनसंधान एवं विकास के लिए इन दोनों वैज्ञानिकों को हर साल मिलेगा

गणित और भौतिक विज्ञान के फार्मले पर आधारित : साफ्टवेयर गणित और भौतिक विज्ञान के साधारण इलेक्टॉनिक उपकरण का कैसा डिजाइन तैयार किया जाना है, उसकी आसानी से

ने बनाया सर्किट सिम्यूलेशन सॉफ्टवेयर मॉडल आडआडटाक स्वीकत किया गया है। इस परियोजना के तहत शोध 🔳 सहारा न्यज ब्युरो संस्थान के कार्य लंबे समय 10-15 वर्षी तक चलने की संभावना प्रो.योगेश कानपुर। है। प्रो.चौहान एवं उनकी टीम इसरो व डीआरडीओ -चौहान ने आईआईटी, कानपुर (आईआईटीके) संयक्त राज्य के साथ मिलकर परीक्षण मॉडल तथा जीएएन आस्ट्रेलियन अमरीका के मैसाच्यटस इंस्टीटयुट ऑफ टेक्नालॉजी उपकरणों के विकास के लिए भी कार्य कर रही है। के वाद इंटीगेटेड सर्किट डिजाइन सिम्यलेशन सहयोगी संग वताया जाता है कि जीएएन सेमी कंडक्टर सॉफ्टवेयर तैयार करने वाला दुनिया का दुसरा उपकरण वनाने वाली कंपनियां इस टीम के दारा मिल तैयार संस्थान वन गया है। यह सॉफ्टवेयर इंडस्टी के क्षेत्र में विकसित मॉडल से वास्तविक उत्पादन करने से पहले किया डिजाइन मील का पत्थर सावित होगा। कई सालों के कठोर अपने सर्किट का परीक्षण कर पाएंगे। इसे जीएएन परिश्रम के वाद संस्थान ने यह सफलता पायी है। 'आईआईटीके' सेमीकंडक्टर उपकरणों की लागत में कमी लायी जा

संस्थान के विद्युत अभियांत्रिकी विभाग के प्रो.योगेश सिंह चौहान की अगवाई में डिजाइन सिम्यलेशन तैयार किया गया है। प्रो.चौहान व उनके आस्ट्रेलियन सहयोगी सौरभ खंडेलवाल ने इस मॉडल को तैयार करने में कडी मेहनत की। अनसंधान एवं विकास के लिए दोनों वैज्ञानिकों को सीएमसी दारा प्रतिवर्ष 70 हजार यएस डॉलर का अनदान

(0)



अमरीका के बाद सिम्यलेशन बनाने वाला दसरा संस्थान

आगे अन्संधान के लिए सीएमएसी देगा 70 हजार युएस डॉलर प्रति वर्ष

सकेगी। पावर डिवाइसेज में जीएएन सेमी कंडक्टर का उपयोग किये जाने से ऊर्जा की वचत होगी व उसकी क्षमता वढेगी। वर्तमान में सिलिकान सेमीकंडक्टर का वहत प्रचलन है, किन्त शीघ्र ही जीएएन का उपयोग इसके विकल्प के रूप में कई एप्लीकेशन में होने में की उम्मीद जतायी जा रही है। इसके अलावा संस्थान के विद्यत 🛛 🔊 घ पेज 13

अंतरिक्ष, रक्षा व पावर क्षेत्र के लिए उपयोगी होगा सिम्यूलेशन पूर्व में रामानुजन फेलो सहित कई सम्मानएवार्ड से सम्मानित प्रो.योगेश कमार चौहान ने वताया कि संबंधित सेमी कंडक्टर व साफ्टवेयर पावर एम्प्लीफायर अंतरिक्ष अनुसंधान के लिए उपयोगी होगा। संवंधित उपकरणों की उत्पादन लागत कम की जा सकेगी व पावर उपकरणों की कार्यकशलता एक्यरेसी वढेगी। भविष्य के 5 जी तकनीक के लिए भी यह काफी उपयोगी होगा। अंतरिक्ष अनसंधान के क्षेत्र में काम आने वाले

उपकरणों की कार्यकशलता वढाने में यह

सहायक सिद्ध होगा।

#### Contents



02/26/2021

Yogesh Chauhan, IIT Kanpur





# An introduction to ASM -HEMT

About ASM-HEMT and its core
 Extraction flow

- Other models incorporated into the core - Geometric Scaling

# A brief history of HEMT models

FET Models	Approx. Number of Parameters	Electrothermal (Rth-Cth) Model	Geometry Scalability Built-In	Original Device Context
Curtice3 [12]	59	No	No	GaAs MESFET
Motorola Electrothermal (MET) [25]	62	Yes	Yes	LD MOSFET
CMC (Curtice/ Modelithics/Cree) [26]	55	Yes	Yes	LD MOSFET
BSIMSOI3 [24]	191	Yes	Yes	SOI MOSFET
CFET [5]	48	Yes	Yes	HEMT
EEHEMT [13]	71	No	Yes	HEMT
Angelov [14]	80	Yes	No	HEMT/MESFET
Angelov GaN [11]	90	Yes	No	HEMT
Auriga [4]	100	Yes	Yes	HEMT

#### Various classes of compact models



#### Advanced SPICE Model for GaN HEMTs (ASM-HEMT)



www.iitk.ac.in/asm

02/26/2021

Yogesh Chauhan, IIT Kanpur

#### ASM-HEMT Te am

Directors



#### Prof. Yogesh Singh Chauhan



#### ASM-HEMT: Summary



#### ASM-HEMT: Core Model



	Core model i didificiers			
Parameter	Description	Extracted Value		
V <sub>OFF</sub>	Cutoff Voltage	-2.86 V		
N <sub>FACTOR</sub>	Subthreshold Slope Factor	0.202		
C <sub>DSCD</sub>	SS Degradation Factor	$0.325 V^{-1}$		
$\eta_0$	DIBL Parameter	0.117		
U <sub>0</sub>	Low Field Mobility	33.29 mm <sup>2</sup> /Vs		
N <sub>S0ACCS</sub>	AR 2DEG Density	$1.9e + 17 / m^2$		
V <sub>SATACCS</sub>	AR saturation velocity	157.6e + 3 cm/s		
$R_{TH0}$	Thermal Resistance	22 Ω		

Core Model Parameters

Real Device Effects Incorporated into the Model

Core drain current expression

$$I_{ds} = \frac{\mu_{eff}}{\sqrt{1 + \theta_{sat}^2 \psi_{ds}^2}} \frac{W}{L} C_g N_f \left[ V_{go} - \left( \frac{\psi_s + \psi_d}{2} \right) + V_{th} \right] \times \psi_{ds}$$

[1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017] 02/26/2021

# Extraction Flow I



#### **Extraction Flow II**



[1]S. A. Ahsa 2: 1251,2023 S-AK Workshop, Shanghai, [2016]

#### Extraction from Id - Vg curves



Start with  $I_d - V_q$  characteristics in the log scale

**ETA0** – DIBL Parameter

*NFACTOR* – Sub-threshold slope parameter

**CDSCD** – Captures the drain voltage dependence on the subthreshold slope.

VOFF – Cut-Off Voltage

 $I_d - V_g$  characteristics in the linear scale

U0 – Low field mobility

**UA**, **UB** – Mobility degradation parameters

Yogesh Chauhan, IIT Kanpur

#### Extraction from Id - Vd curves



[1]S. A.Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]02/26/2021

# $I_d - V_d \text{ characteristics}$ VSAT - Velocity saturation parameter UA, UB - Mobility degradation parametersAccess Region Parameters extracted from $I_d - V_d$ characteristics: NSOACCS(D) - 2DEG density in the access region. VSATACCS - Saturation velocity in the access region. U0ACCS(D) - Low field mobility in the access region.

U0ACCS(D) independently tunes the access region resistance around Vds = 0 and helps extract  $g_{ds}$  at that point.

#### Bias-dependent access region resistance model: Overview





$$I_{acc} = Q_{acc} \cdot v_s = Q_{acc} \cdot v_{sat} \cdot \frac{V_R / V_{Rsat}}{\left[1 + \left(\frac{V_R}{V_{Rsat}}\right)^{\gamma}\right]^{\frac{1}{\gamma}}}$$

$$R_{d/s} = \frac{V_R}{I_{acc}} = \frac{R_{d0/s0}}{\left[1 - \left(\frac{I_d}{I_{acc,sat}}\right)^{\gamma}\right]^{\frac{1}{\gamma}}}$$

$$I_{ds,acc} = \frac{R_c}{W \cdot N_f} + \frac{L_{acc}}{W \cdot N_f \cdot q \cdot N_{S0ACCS} \cdot U_{0ACCS}} \times \left(1 - \left(\frac{I_{ds}}{W \cdot N_f \cdot N_{S0ACCS} \cdot V_{SATACCS}}\right)^2\right)^{-1/2}$$



Nonlinear variation of source/ drain access resistances with Ids extracted from TCAD simulation and comparison with model.

[1] S. Ghosh et al., IEEE International Conference on Electron De 92/e85/2025 olid-State Circuits (EDSSC), [2016]

#### Bias-dependent access region resistance model: Results



Id - Vg and trans - conductance for the Toshiba power HEMT. Different slopes above Voff in gm-Vg: self-heating governs the first slope while velocity saturation in access region affects second slope.



Ids-Vds and reverse Ids -Vds fitting with experimental data. The non -linear Rs/d model shows correct behavior for the higher Vg curves in the Id - Vd plot; the S-P based model can accurately capture the reverse output characteristics.

[1] S. Ghosh et al., IEEE International Conference on Electron De 92/26/2025 olid-State Circuits (EDSSC), [2016]

Yogesh Chauhan, IIT Kanpur

#### Bias-dependent access region resistance model: Temperature scaling

The temperature dependence of R  $_{d/s}$  model is extremely important as it increases significantly with increasing temperature

Temperature dependence of 2 -DEG charge density in the drain or source side access region:

$$n_{s0}(T) = NS0ACC \cdot \left(1 - KNS0 \cdot \left(\frac{T}{TNOM} - 1\right)\right)$$

Temperature dependence of Saturation Velocity:

$$V_{sat}(T) = VSATACCS \cdot [1 + ATS(T - TNOM)]$$

Temperature dependence of electron Mobility:

$$\mu_{acc}(T) = U0ACC \cdot \left(\frac{T}{TNOM}\right)^{UTEACC}$$

[1] S. Ghosh et al., IEEE International Conference on Electron De 92/25/2025 olid-State Circuits (EDSSC), [2016]



#### ASM-HEMT: Temperature scaling results



[1] S. Ghosh et al., IEEE International Conference on Electron De 92/e26/2023olid-State Circuits (EDSSC), [2016] ASM-HEMT features a robust temperature scaling model which has been validated across a broad range of device temperatures.

$$V_{off,DIBL}(T) = V_{off,DIBL} - \left(\frac{T_{dev}}{T_{NOM}} - 1\right) \cdot \mathbf{KT1} + TRAPVOFF \\ \cdot vcap + voff_{trap}$$

$$U0(T) = U0 \cdot \left(\frac{T_{dev}}{T_{NOM}}\right)^{UTE}$$

$$VSAT(T) = VSAT \cdot \left(\frac{T_{dev}}{T_{NOM}}\right)^{TT}$$



#### Geometric Scaling I

#### Charge Scaling

$$\begin{aligned} Q_g &= \frac{C_g L W}{V_{g0} - \psi_m + V_{tv}} [V_{g0}^2 + \frac{1}{3} (\psi_d^2 + \psi_s^2 + \psi_d \psi_s) - V_{g0} (\psi_d + \psi_s - V_{tv}) - V_{tv} \psi_m] \\ Q_d &= -\frac{C_g L W}{120 (V_{g0} - \psi_m + V_{tv})^2} [12 \psi_d^3 + 8 \psi_s^3 + \psi_s^2 (16 \psi_d - 5 (V_{tv} + 8 V_{g0})) \\ &+ 2 \psi_s (12 \psi_d^2 - 5 \psi_d (5 V_{tv} + 8 V_{g0}) + 10 (V_{tv} + V_{g0}) (V_{tv} + 4 V_{g0})) \\ &+ 15 \psi_d^2 (3 V_{tv} + 4 V_{g0}) - 60 V_{g0} (V_{tv} + V_{g0})^2 \\ &+ 20 \psi_d (V_{tv} + V_{g0}) (2 V_{tv} + 5 V_{g0})] \end{aligned}$$

#### Current Scaling

$$I_d = \frac{W}{L} \mu C_g (V_g 0 - \psi_m + V_{th}) \psi_{ds}$$

Where 
$$\psi_m = (\psi_d + \psi_s)/2$$
,  $\psi_d s = (\psi_d - \psi_s)$ 

#### Access Region Resistance Scaling

$$\begin{split} R_{source} = & \frac{RSC(T)}{W \cdot NF} + TRAPRS \cdot vcap \\ &+ \frac{LSG}{W \cdot NF \cdot q \cdot NS0ACCS(T) \cdot U0ACCS(T)} \\ &\cdot \left(1 - \left(\frac{I_{ds}}{I_{sat,source}}\right)^{MEXPACCS}\right)^{\frac{-1}{MEXPACCS}} \end{split}$$

where

 $I_{sat,source} = W \cdot NF \cdot NS0ACCS(T) \cdot VSATACCS(T)$ 

$$R_{drain} = \frac{RDC(T)}{W \cdot NF} + TRAPRD \cdot vcap + R_{trap}(T) + ron_{trap} + \frac{LDG}{W \cdot NF \cdot q \cdot NS0ACCD(T) \cdot U0ACCD(T)} + \left(1 - \left(\frac{I_{ds}}{I_{sat,source}}\right)^{MEXPACCD}\right)^{\frac{-1}{MEXPACCD}}$$

where  $I_{sat,drain} = W \cdot NF \cdot NS0ACCD(T) \cdot VSATACCS(T)$ 

#### Geometric Scaling II

Thermal Noise and Flicker Noise Scaling

$$S_{if}(f) = \frac{k_B T}{WL^2 f^{EF}} \frac{I_{DS}^2 K_r}{C_g^2} \left[ NOIAV_{th} C_g \left( \frac{1}{Q_{ch,d}} - \frac{1}{Q_{ch,s}} \right) + (NOIA + NOIBV_{th} C_g) ln \left( \frac{Q_{ch,d}}{Q_{ch,s}} \right) + (NOIB + NOICV_{th} C_g) (-Q_{ch,d} + Q_{ch,s}) + \frac{NOIC}{2} (Q_{ch,d}^2 - Q_{ch,s}^2) \right]$$

$$S_{it} = \frac{4k_B T_{dev}}{I_D L_{eff}^2} \left( \mu_{eff,sat} W q C_g \right)^2 \left( V_{go}^2 \psi_{ds} + \frac{\psi_d^3 - \psi_s^3}{3} - V_{go} \left( \psi_d^2 - \psi_s^2 \right) \right)$$

#### Gate Current Scaling

$$\begin{split} I_{gs} &= W \cdot L \cdot NF \cdot \left[ IGSDIO + \left( \frac{T_{dev}}{TNOM} - 1 \right) \cdot KTGS \right] \left[ exp \left\{ \frac{V_{gs}}{NJGS \cdot K_B \cdot T_{dev}} \right\} - 1 \right] \\ I_{gd} &= W \cdot L \cdot NF \cdot \left[ IGDDIO + \left( \frac{T_{dev}}{TNOM} - 1 \right) \cdot KTGD \right] \left[ exp \left\{ \frac{V_{gd}}{NJGD \cdot K_B \cdot T_{dev}} \right\} - 1 \right] \end{split}$$

#### Contents







# Modeling Power Devices using ASM - HEMT

Modeling DC
 Modeling field plates
 Model comparison with a mixed mode device

# Modeling DC: Room Temperature Output Characteristics



#### Modeling DC: Room Temperature Reverse Output Characteristics



#### Modeling DC: Room Temperature Transfer Characteristics



#### Modeling DC: Room Temperature IV – Log Scale



Yogesh Chauhan, IIT Kanpur

# Modeling DC: Output Characteristics @ T=-20°C

uuy



Yogesh Chauhan, IIT Kanpur

# Modeling DC: Reverse Output Characteristics @ T=-20°C



#### Modeling DC: Transfer Characteristics @ T=20 °C

*The model scales accurately to sub-zero temperatures.* 



Transfer Characteristics @ T=-20°C



Derivative of Transconductance @ T= -20°C

 $\begin{array}{c}
1E+0 \\
1E-1 \\
1E-2 \\
\hline
1E-2 \\
\hline
1E-3 \\
1E-4 \\
1E-5 \\
1E-6 \\
-6 \\
-4 \\
\hline
vg [E+0]
\end{array}$ 

Transfer Characteristics (Log) @ T=20°C

Yogesh Chauhan, IIT Kanpur

#### Modeling DC: IV Characteristics @ T=100°C



# Modeling DC: Reverse Output Characteristics @ T=150°C



#### Modeling field plates: Structure



Field plates flatten out the peak in the electric field caused by the sudden drop in potential at the gate edge. TCAD showing field fluctuations leading to a distributed field inside the device.



A Gate Field Plate (GFP) and a Source Field Plate (SFP) structure modeled as transistors in series.





[1] S. A. Ahsan et al., IEEE Transactions on Electron Devices (Sp92/219/202), [2017]

#### Dual FP GaN HEMT DUT



71

# Modeling field plates: Trends w.r.t Drain Voltage



[1] S. A. Ahsan et al., IEEE Transactions on Electron Devices (Sp92/219/202), [2017]
### Field Plate Models: Trends w.r.t temperature



[1] S. A. Ahsan et al., IEEE Transactions on Electron Devices (Sp92/219/202), [2017]

## Mixed mode TCAD circuit using ATLAS



- Schematic for Mixed-mode simulation using the numerical GaN FP device generated in Atlas.
- The FP-HEMT is put as the DUT with7 V and 0 V pulses of 1 MHz at gate.
- The pulse has a pulse-width of 480 ns 20 ns rise and fall times.
- Supply voltage of 50 V is chosen to capture the maximum effect of cross coupling capacitances on switching transients while an inductive load is put at the drain.

[1] S. A. Ahsan et al., IEEE Transactions on Electron Devices (Sp92/246/202), [2017]

### Voltage waveforms



Turn-on by switching applied gate signal from 7 V to 0 V (FP vs no FP)



Turn-on by switching applied gate signal from V to 0 V (Mixed-mode vs Model)

[1]S. A.Ahsan et al., IEEE Transactions on Electron Devices (Sp02/2:19/3202), [2017]

The model accurately predicts drain overshoots due to LC ringing, Miller plateaus due to accurate prediction in sharing of the gate drive current to charge Cgs and Cgd and the associated gate - drain charge, and the damping of the oscillations.



Turn-off by switching applied gate signal from 0 V to 7 V, keeping applied drain voltage fixed at 50 V (FP vs No FP)



Turn-off by switching applied gate signal from 0 V to 7 V, keeping applied drain voltage fixed at 50 V (Mixed -mode vs Model)

#### **Current Waveforms**



Comparison of modeled time -domain waveforms during turn -off with and without cross -coupling and substrate capacitances.

Solid lines = Cross-Coupling(CC) and substrate model included Dotted lines = CC and substrate model excluded.



Turn-on by switching applied gate signal from 7 V to 0 V (Mixed-mode vs Model)



Turn-off by switching applied gate signal from 0 V to 7 V, keeping applied drain voltage fixed at 50 V (Mixed-mode vs Model)

[1] S. A. Ahsan et al., IEEE Transactions on Electron Devices (Sp92/216/202), [2017]

#### Contents



02/26/2021

Yogesh Chauhan, IIT Kanpur

#### High-Frequency Characterization

- We seek to model the linear (small-signal) behavior of a device subject to a high-frequency test signal
- Such behavior is typically summarized by the N-port network parameters of the device
  - Impedance parameters (Z-Parameters)
  - Admittance parameters (Y-Parameters)
  - Hybrid parameters (H-Parameters)
  - Scattering parameters (S-Parameters)
- Focus on 2-port networks, which we can measure with our lab equipment

#### **Network Analysis basics**



#### Network Analysis basics contd.

- Z-, Y-, and H-Parameters are an abstraction at high frequencies since voltages, currents, and impedances can not be measured in a direct manner
  - Desired quantities are non-unique for non-TEM modes of propagation
  - Require perfect open and short circuits which are difficult to achieve
- S-Parameters are preferred because they are based on the concept of incident, reflected, and transmitted waves which are more easily measured at high frequencies in terms of amplitude and phase angle of the various waves
- Typically deal with 2-port network parameters for transistor compact modeling work

#### **RF** Measurements

#### **S-Parameters**

- Easy for high frequencies (hard to do open/short for Z/Y)
- Calculate other quantities
- Cascadable
- Transformation
- Compatibility with simulation tools



81

#### 110GHz SParameter Measurement System



automatic

02/26/2021

## RF GSG probes







Excellent tip visibility Infinity Probe contacting Silicon RF device



Small contact marks enable contact to small pads

02/26/2021

Yogesh Chauhan, IIT Kanpur

#### Calibration



- Calibration of measurement setup required to account for parasitics associated with connection of VNA to a DUT
  - Connection results in additional losses, reflective discontinuities, & phase shifts
- 4-port S' matrix implies 16 error terms
  - Passive nature of error network implies that it reciprocal such that
  - transmission terms are equal and a 12-term error model suffices to describe

the S' matrix

02/26/2021

## Calibration contd.

- Calibration achieved by measuring known standards located at DUT reference planes (probe tips for on-wafer measurements, and applying algorithms to determine the 12 error terms)
- Several calibration techniques available
  - Open-Short
  - SOLT (Short-Open-Load-Thru)
  - SOLR (Short-Open-Load-Reciprocal)
  - TRL (Thru-Reflect-Line)
  - LRM/LRRM (Line-Reflect-Match/Line-Reflect-Reflect-Match)
- Different standards required for different techniques, but, in general, standards must be precise with very low, known parasitics
- A special Impedance Standard Substrate (ISS) with precisely defined standards is used
  - Typically use SOLT even for 110GHz measurements

**Impedance Standard Substrate** (Pitch: 100 - 250 um, Configuration: Ground-Signal-Ground) P/N: 101-190, S/N: 2 -B Ŧ С ł D -E -( )G === F 06 --9 50 100 150 MILS 899-123 an mail and a state of the stat

**HB** 2007

02/26/2021

CASCADE MICROTECH®

a ferral section of the section of t

3

4

MM

2

1

0

#### Impedance Standard Substrate contd.



## S-parameter measurement

- S-parameters measured using vector network analyzer (VNA) (e.g. Agilent E5071C ENA with frequency range of 100 kHz–8.5 GHz)
- De-embedding
  - Use de-embedding to remove parasitics
  - Probe/wire parasitics are de-embedded using calibration substrate
  - Pads to device parasitics are deembedded using OPEN-SHORT deembedding



VNA Architecture



#### De-embedding



- Even with calibration, reference planes are still not at the boundaries of the intrinsic device due to on-wafer test structure interconnects (probe pads, transmission lines, ground planes, etc.)
  - Must measure additional on-wafer test structures to calibrate out (deembed) the remaining parasitics

#### De-embedding contd.

- Most common on-wafer de-embedding technique is the OPEN-SHORT method where
  - OPEN test structure is designed to represent the parallel (G) parasitics
  - SHORT test structure is designed to represent the series (Z) parasitics
- De-embedding results are valid if OPEN, SHORT, and DUT are linear and time invariant (LTI) in nature
  - OPEN and SHORT are passive and, thus LTI
  - DUT is LTI if it behaves linearly with applied input power care must be taken in choosing power level for S-Parameter measurements

#### Open-Short De-embedding



De-embed	from Open:
Y <sub>DUT/Open</sub> =	Y <sub>Total</sub> - Y <sub>Open</sub>
Y <sub>Short/Open</sub> =	Y <sub>Short</sub> - Y <sub>Open</sub>
Convert to	Z:
Z <sub>DUT/Open</sub> =	Z(Y <sub>DUT/Open</sub> )
Z <sub>Short/Open</sub> =	Z(Y <sub>Short/Open</sub> )
De-embed	from Short:
Z <sub>DUT</sub> =	Z <sub>DUT/Open</sub> - Z <sub>Short/Open</sub>
Convert to	S:
S <sub>DUT</sub> =	S(Z <sub>DUT</sub> )

91

#### De-embedding: Negating effects of unwanted portion

"Real" DUT SP= Measured SP–Fixture Characteristic

De-embedding is a mathematical process that removes the effects of unwanted embedded portions of the structure in the measured data by subtracting their contribution.





[De-embedding Techniques in Advanced Design System, Agilent Manual]

#### 02/26/2021





# Modeling RF Devices using ASM - HEMT

- Extracting DC Parameters
  - RF Model Extraction
  - Large signal simulations
    - Load Pull Simulations

#### **Extracting DC Parameters**



### **RF Model & Extraction I**

#### Three step methodology

- De-embed manifolds
- Extract the intrinsic core model Using low frequency Y-parameters
- Extract Inductances Using high frequency Y-parameters

#### Model

- Core surface potential based PDK
- Access region resistances included in core
- Bus-inductances in extrinsics





Pad-level Small Signal Equivalent Circuit Model

#### **RF Model & Extraction II: Pad** Parasitics

#### Manifolds/ Pads

- Used to probe the device
- Feed the signal to gate, drain & source bus-inductances
- Measurements obtained using TRL Calibration
- Transmission line type model
- Reciprocal (may/ may not be symmetric)
- De-embedded using "deembed" s2p components in ADS



Symmetric network used for GMF/ DMF



[1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017] 02/26/2021

 $L_{SMF} \gtrsim$ 

#### **RF Model & Extraction III: Bus Inductances**

$$\begin{split} Y_{11} &= \frac{\omega^2 C_{gg}^2 R_g}{1 + \omega^2 C_{gg}^2 R_g^2} + \frac{j\omega C_{gg}}{1 + \omega^2 C_{gg}^2 R_g^2} \\ Y_{12} &= -\frac{\omega^2 C_{gd} C_{gg} R_g}{1 + \omega^2 C_{gg}^2 R_g^2} - \frac{j\omega C_{gd}}{1 + \omega^2 C_{gg}^2 R_g^2} \\ Y_{21} &= \frac{g_m - \omega^2 C_{gd} C_{gg} R_g}{1 + \omega^2 C_{gg}^2 R_g^2} - \frac{j\omega (C_{gd} + g_m C_{gg} R_g)}{1 + \omega^2 C_{gg}^2 R_g^2} \\ Y_{22} &= g_{ds} + \frac{\omega^2 (C_{gs} C_{gd} R_g + R_g C_{gd} C_{gg} (1 + g_m R_g))}{1 + \omega^2 C_{gg}^2 R_g^2} \\ + j\omega C_{ds} + \frac{j\omega C_{gd} (1 + g_m R_g) + j\omega^3 C_{gs} C_{gd} C_{gg} R_g^2}{1 + \omega^2 C_{gg}^2 R_g^2} \end{split}$$

#### Key Pointers

- The effect of bus-inductances is ignored at low frequencies (assumption)
- Drain & Source access region resistances ignored from hand analysis (not an assumption, it is an advantage)
- Ignore some terms at low frequency (~ 10 GHz) (assumption)
- Very simple only need to adjust overlap capacitances & gate finger resistances (advantage)

$$\begin{split} \left[\mathbf{Y}\right] &\approx \begin{bmatrix} \omega^2 C_{gg}^2 R_g + j\omega C_{gg} & -\omega^2 C_{gd} C_{gg} R_g - j\omega C_{gd} \\ g_m - j\omega \left(C_{gd} + g_m C_{gg} R_g\right) & g_{ds} + j\omega \left(C_{ds} + C_{gd}(1 + g_m R_g)\right) \end{bmatrix} \\ & \begin{bmatrix} C_{gs} & C_{gd} & C_{ds} \\ g_m & g_{ds} & R_g \end{bmatrix} \\ & & & & \\ \begin{bmatrix} (\operatorname{Im}[Y_{11}] + \operatorname{Im}[Y_{12}]) / \omega & -\operatorname{Im}[Y_{12}] / \omega & \operatorname{Im}[Y_{22}] / \omega - C_{gd} \left(1 + g_m R_g\right) \\ & & & \operatorname{Re}[Y_{21}] & \operatorname{Re}[Y_{22}] & \operatorname{Re}[Y_{11}] / \left(\omega^2 C_{gg}^2\right) \end{bmatrix} \end{split}$$

[1] I. Kwon et al., IEEE Trans. Microw. Theory Techn., 50 (6), [2092/26/2021

### Fitting core model parameters using ADS



#### **Bus Inductance fitting**



Resonant peaks due to interaction of inductances with intrinsic capacitances



## Large Signal HB Simulations



Harmonic balance drive -up characteristics showing Pout, PAE & Gain

Drain-Source Voltage (V) Drain 400  $20^{-1}$ -300 15 urrent (mA) -200 10 -100 80 100 120 140 160 180 200 20 60 0 40 Time (ps) 1.0 Load-line 0.8-Drain Current (A) 0.6-0.4 0.2 -0.2 20 25 15 5 10 0

-500

Time domain waveforms of drain voltage & current. Load line contours spanning the IV plane

Drain Voltage (V)

### Validation – Real and Imaginary Loads



## Load Pull simulations using ASM -HEMT



#### Contents



02/26/2021

Yogesh Chauhan, IIT Kanpur





# Characterizing Self Heating and its Modeling

- Self heating Model

- Characterization

#### Self-Heating Model



#### Self-Heating Effect

- The self-heating circuit is defined in a thermal discipline.
- For the thermal discipline, power is the equivalent of "current" and temperature is the equivalent of "voltage"

Under these conditions, applying KCL on the thermal subcircuit, we have:

$$P(R_{th}) = \frac{Temp(R_{th})}{RTH0}$$

$$P(R_{th}) = \frac{d}{dt} (Temp(R_{th}) \cdot CTH0)$$

02/26/2021

#### Characterization

 $T_{J1} = T_{NOM,1} + R_{th} \times P_{diss1}$ 

 $T_{J2} = T_{NOM,2} + R_{th} \times P_{diss2}$ 

At the intersection point:  $T_{J1} = T_{J2}$ And  $P_{diss2} = 0$  (Pulsed at (0,0))

 $\Rightarrow R_{th} = \Delta T_{NOM} / \Delta P_{diss}$ 

With the ASM-HEMT model, the parameter **RTH0** is tuned till the simulated intersection point overlaps with the measured intersection point after thermal parameters like **UTE**, **AT** and **KT1** have been extracted.



[1] T. Peyretaillade et al.,1997 IEEE MTT-S International Microwave Symposium Digest, Denver, CO, USA, 1997. doi: 10.1109/02/02/20/21997.596619.

#### Contents



02/26/2021

Yogesh Chauhan, IIT Kanpur





## Trapping models in ASM - HEMT

- Trapping Models in ASM-HEMT

- Extraction using pulsed measurements
## Trapping Models in ASM -HEMT: TRAPMOD I



- Dependent on drain voltage only
- Bias-dependent and bias-independent options
- Scales with signal power levels
- Suitable for RF
- Affects threshold voltage, DIBL, AR Resistance.

 $V_{OFF}(Trap) = V_{OFF} + (ATRAPVOFF + BTRAPVOFF \cdot e^{-\overline{V_{Cap}}})$ 

$$R_{S}(Trap) = R_{S} + (ATRAPRS + BTRAPRS \cdot e^{-\frac{1}{V_{cap}}})$$

 $R_D(Trap) = R_D + (ATRAPRD + BTRAPRD \cdot e^{-\frac{1}{V_{cap}}})$ 

 $\eta_0(Trap) = \eta_0 + (ATRAPETA0 + BTRAPETA0 \cdot e^{-\overline{V_{cap}}})$ 



## Trapping Models in ASM -HEMT: TRAPMOD II



#### Key highlights

- Dependent on both gate and drain voltages
- Modulates just the drain side access region resistance
- Suitable for PIV simulation
- Affects threshold voltage, DIBL, Subthreshold Slope, AR Resistance.

 $V_{OFF}(Trap) = V_{OFF} + (V_{OFFTR} \cdot V_{trap2})$  $\eta_0(Trap) = \eta_0 + (\eta_{0TR} \cdot V_{trap2})$  $C_{DSCD}(Trap) = C_{DSCD} + (C_{DSCDTR} \cdot V_{trap2})$  $R_{ds}(Trap) = R_{ds} - (R_{TR1} \cdot V_{trap1}) + (R_{TR2} \cdot V_{trap2})$ 

## Trapping Models in ASM -HEMT: TRAPMOD III



### Key highlights

- Dependent on both gate and drain voltages
- Modulates just the drain side access region resistance for dynamic Ron
- Suitable for simulating Power Devices
- Incorporates temperature dependence.

$$R_D(Trap) = R_D + \frac{V(trap1)}{VATRAP} \cdot \left(\frac{T_{dev}}{T_{NOM}}\right)^{TALPHA}$$

## Extraction using pulsed measurements



Pulsed-IV Scheme used to simulate the P-IV Characteristics

Pulsed IV characterization in dual-pulse mode at a pulse frequency of 1000 Hz with a duty-cycle of 0.02 % is performed under multiple quiescent drain and gate bias conditions such that both the gate and the drain voltages are pulsed simultaneously from the quiescent bias point.
The pulse width of 200 ns and the measurement window of 40 ns within these 200 ns is short enough to ensure isothermal and iso-dynamic measurement of the pulsed-IV characteristics.



Pulsed – IV chacteristics for multiple quiescent conditions – using TRAPMOD II





# **Related Publications**

S. Khandelwal, Y. S. Chauhan, T. A. Fjeldly, S. Ghosh, A. Pampori, D. Mahajan, R. Dangi, and S. A. Ahsan, "ASM GaN: Industry Standard
Model for GaN RF and Power Devices - Part-I: DC, CV, and RF Model", IEEE Transactions on Electron Devices, 2019.
S. A. Albahrani, D. Mahajan, J. Hodges, Y. S. Chauhan, and S. Khandelwal, "ASM GaN: Industry Model for GaN RF and Power Devices - Part-
II: Modeling of Charge Trapping", IEEE Transactions on Electron Devices, 2019.
A. Pampori, S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Physics-based Compact Modeling of MSM-2DEG GaN-based
Varactors for THz Applications", IEEE Electron Devices Technology and Manufacturing Conference (EDTM), Kobe, Japan, Mar. 2018.
S. A. Ahsan, A. Pampori, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, " <u>A New Small-signal Parameter Extraction Technique for large gate-</u>
periphery GaN HEMTs", IEEE Microwave and Wireless Components Letters, Vol. 27, Issue 10, Oct. 2017.
S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Physics-based Multi-bias RF Large-Signal GaN HEMT Modeling and Parameter
Extraction Flow", IEEE Journal of the Electron Devices Society, Vol. 5, Issue 5, Sept. 2017.
S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Pole-Zero Approach to Analyze and Model the Kink in Gain-Frequency Plot of
GaN HEMTs", IEEE Microwave and Wireless Components Letters, Vol. 27, Issue 3, Mar. 2017.
S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Analysis and Modeling of Cross-Coupling and Substrate Capacitance in GaN
HEMTs for Power-Electronic Applications", IEEE Transactions on Electron Devices (Special Issue), Vol. 64, Issue 3, Mar. 2017.
S. Ghosh, S. A. Ahsan, S. Khandelwal, A. Pampori, R. Dangi, and Y. S. Chauhan, "Physics Based Analysis and Modeling of Capacitances in a
Dual Field Plated Power GaN HEMT", International Workshop on Physics of Semiconductor Devices (IWPSD), Delhi, India, Dec. 2017.
S. A. Ahsan, S. Ghosh, S. Khandelwal, A. Pampori, R. Dangi, and Y. S. Chauhan, " <u>A Scalable Physics-based RF Large Signal Model for Multi-</u>
Finger GaN HEMTs", International Workshop on Physics of Semiconductor Devices (IWPSD), Delhi, India, Dec. 2017.
S. Khandelwal, S. Ghosh, S. A. Ahsan and Y. S. Chauhan, "Dependence of GaN HEMT AM/AM and AM/PM Non-Linearity on AlGaN Barrier
Layer Thickness", IEEE Asia Pacific Microwave Conference (APMC), Kuala Lumpur, Malaysia, Nov. 2017.

11	S. A. Ahsan, S. Ghosh, S. Khandelwal and Y. S. Chauhan, "Surface-potential-based Gate-periphery-scalable Small-signal Model for GaN
	HEMTs", IEEE Compound Semiconductor IC Symposium (CSICS), Miami, USA, Oct. 2017.
12	S. A. Ahsan, S. Ghosh, A. Dasgupta, K. Sharma, S. Khandelwal, and Y. S. Chauhan, "Capacitance Modeling in Dual Field Plate Power GaN
	HEMT for Accurate Switching Behaviour", IEEE Transactions on Electron Devices, Vol. 63, Issue 2, Feb. 2016.
13	S. Ghosh, S. A. Ahsan, A. Dasgupta, S. Khandelwal, and Y. S. Chauhan, "GaN HEMT Modeling for Power and RF Applications using ASM-
	HEMT", IEEE International Conference on Emerging Electronics (ICEE), Mumbai, India, Dec. 2016.
14	S. Ghosh, A. Dasgupta, A. K. Dutta, S. Khandelwal, and Y. S. Chauhan, "Physics based Modeling of Gate Current including Fowler-
	Nordheim Tunneling in GaN HEMT", IEEE International Conference on Emerging Electronics (ICEE), Mumbai, India, Dec. 2016.
15	S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Statistical Simulation for GaN HEMT Large Signal RF performance using a
	Physics-based Model", IEEE International Conference on Emerging Electronics (ICEE), Mumbai, India, Dec. 2016.
16	A. Dasgupta, S. Ghosh, S. A. Ahsan, S. Khandelwal, N. Defrance, and Y. S. Chauhan, "Modeling DC, RF and Noise behavior of GaN HEMTs
	using ASM-HEMT Compact Model", IEEE International Microwave and RF Conference (IMaRC), Delhi, India, Dec. 2016.
17	S. Ghosh, S. A. Ahsan, S. Khandelwal and Y. S. Chauhan, "Modeling of Source/Drain Access Resistances and their Temperature
	Dependence in GaN HEMTs", IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Hong Kong, Aug. 2016.
18	S. A. Ahsan, S. Ghosh, S. Khandelwal and Y. S. Chauhan, "Modeling of Kink-Effect in RF Behaviour of GaN HEMTs using ASM-HEMT Model",
	IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Hong Kong, Aug. 2016.
19	R. Nune, A. Anurag, S. Anand and Y. S. Chauhan, "Comparative Analysis of Power Density in Si MOSFET and GaN HEMT based Flyback
	Converters", IEEE International Conference on Compatibility and Power Electronics, Bydgoszcz, Poland, June 2016.
20	S. Ghosh, A. Dasgupta, S. Khandelwal, S. Agnihotri, and Y. S. Chauhan, "Surface-Potential-Based Compact Modeling of Gate Current in
20	AIGaN/GaN HEMTs", IEEE Transactions on Electron Devices, Vol. 62, Issue 2, Feb. 2015.

21	S. Agnihotri, S. Ghosh, A. Dasgupta, A. Ahsan, S. Khandewal, and Y. S. Chauhan, " <u>Modeling of Trapping Effects in GaN HEMTs</u> ", IEEE India Conference (INDICON), New Delhi, India, Dec. 2015.
22	S. Ghosh, S. Agnihotri, S. A. Ahsan, S. Khandelwal, and Y. S. Chauhan, " <u>Analysis and Modeling of Trapping Effects in RF GaN HEMTs under</u> <u>Pulsed Conditions</u> ", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
23	K. Sharma, S. Ghosh, A. Dasgupta, S. A. Ahsan, S. Khandelwal, and Y. S. Chauhan, " <u>Capacitance Analysis of Field Plated GaN HEMT</u> ", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
24	S. A. Ahsan, S. Ghosh, J. Bandarupalli, S. Khandelwal, and Y. S. Chauhan, " <u>Physics based large signal modeling for RF performance of GaN</u> <u>HEMTs</u> ", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
25	S. A. Ahsan, S. Ghosh, K. Sharma, A. Dasgupta, S. Khandelwal, and Y. S. Chauhan, " <u>Capacitance Modeling of a GaN HEMT with Gate and</u> <u>Source Field Plates</u> ", IEEE International Symposium on Compound Semiconductors (ISCS), Santa Barbara, USA, June 2015
26	A. Dasgupta, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, " <u>ASM-HEMT: Compact model for GaN HEMTs</u> ", IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Singapore, June 2015.
27	K. Sharma, A. Dasgupta, S. Ghosh, S. A. Ahsan, S. Khandelwal, and Y. S. Chauhan, " <u>Effect of Access Region and Field Plate on Capacitance</u> <u>behavior of GaN HEMT</u> ", IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Singapore, June 2015.
28	C. Yadav, P. Kushwaha, S. Khandelwal, J. P. Duarte, Y. S. Chauhan, and C. Hu, " <u>Modeling of GaN based Normally-off FinFET</u> ", IEEE Electron Device Letters, Vol. 35, Issue 6, June 2014.
29	C. Yadav, P. Kushwaha, H. Agarwal, and Y. S. Chauhan, " <u>Threshold Voltage Modeling of GaN Based Normally-Off Tri-gate Transistor</u> ", IEEE India Conference (INDICON), Pune, India, Dec. 2014.
30	S. Khandelwal, C. Yadav, S. Agnihotri, Y. S. Chauhan, A. Curutchet, T. Zimmer, JC. Dejaeger, N. Defrance and T. A. Fjeldly, " <u>A Robust</u> <u>Surface-Potential-Based Compact Model for GaN HEMT IC Design</u> ", IEEE Transactions on Electron Devices, Vol. 60, Issue 10, Oct. 2013.

31 S. Agnihotri, S. Ghosh, A. Dasgupta, S. Khandewal, and Y. S. Chauhan, "<u>A Surface Potential based Model for GaN HEMTs</u>", IEEE PrimeAsia, Visakhapatnam, Dec. 2013.

32 S. Khandelwal, Y. S. Chauhan, and T. A. Fjeldly, "<u>Analytical Modeling of Surface-Potential and Intrinsic Charges in AlGaN/GaN HEMT</u> <u>Devices</u>", IEEE Transactions on Electron Devices, Vol 59, Issue 8, Oct. 2012.







# Thank You!

Questions