

# BSIM: Industry Standard Compact MOSFET Models

Y. S. Chauhan<sup>1,2</sup>, S. Venugopalan<sup>2</sup>, M. A. Karim<sup>2</sup>, S. Khandelwal<sup>2</sup>, N. Paydavosi<sup>2</sup>, P. Thakur<sup>2</sup>, A. Niknejad<sup>2</sup> and C. Hu<sup>2</sup>

<sup>1</sup>IIT Kanpur, India


<sup>2</sup>UC Berkeley, USA




Sept. 19<sup>th</sup>, 2012

ESSDERC Bordeaux, France

# SPICE Transistor Modeling



**Medium of  
information  
exchange**



## ■ Simulation Time

- ~ 10 $\mu$ s per DC data point
- No complex numerical method allowed

## ■ Accuracy requirements

- ~ 1% RMS Error after fitting

## ■ Excellent Convergence

## ■ Example: BSIM-CMG


- 5,000 lines of VA code
- 50+ parameters
- Open-source software implemented in major EDA tools

# Compact MOSFET Modeling Approaches

- Threshold Voltage based Models (e.g. BSIM3, BSIM4)
  - Fully Analytical solution (easy to implement) – Fast
  - Currents expressed as functions of Voltages

$$I_{ds} = \mu \frac{W}{L} C_{ox} \left[ (V_{gs} - V_{th}) V_{ds} - \frac{1}{2} V_{ds}^2 \right]$$

- Different equations for
  - Sub-threshold and above-threshold
  - Linear/saturation regions
  - Use interpolation function to get smc



# Compact MOSFET Modeling Approaches

- Surface Potential based Models (e.g. PSP, HiSim, BSIM-CMG, BSIM-IMG)

$$V_G - V_{FB} - \Psi_S = -\frac{Q_{si}}{C_{ox}}, Q_{si} = -\text{sign}(\Psi_S) \Gamma C_{ox} \sqrt{V_t \left( e^{\frac{\Psi_S}{V_t}} - 1 \right) + V_t e^{\frac{2\Phi_F + V_{CH}}{V_t}} \left( e^{\frac{\Psi_S}{V_t}} - 1 \right) + \Psi_S}$$

- Implicit equation is solved either iteratively or analytically
- Might be slower than threshold voltage based models
- Charge based Models (e.g. BSIM5, BSIM6, EKV)
  - Solve for charge instead of surface potential
  - No iterations
  - Faster than Surface Potential based approach with similar accuracy in charge/current

# Outline

---

- History of BSIM Models
- BSIM6 Model
- BSIM-CMG Model
- BSIM-IMG Model

# History of BSIM Models

---

## ■ BSIM1 Model

- Defined as an engineering model (vs a purely physical model)
- Focus on the implementation in circuit simulator
- Only a fast demonstration for DC simulation (no attention on derivatives)



## ■ BSIM2 Model

- A semi-physical (semi-empirical) model
- Improvement over BSIM1 to include better fitting to output resistance and other first order derivatives
- Huge attention placed on parameter extraction methodology
- Still being used in many companies as internal model due to its fitting ability and simple parameter extraction

# History of BSIM Models

## ■ BSIM3 Model

- Starts as a simple physical model with very few parameters
- First time – Continuous  $I$ - $V$  and derivatives for fast convergence
- The 3<sup>rd</sup> version (BSIM3v3) becomes industry standard
- Need to fit many technologies from different foundries – many new parameters added
  - Example – Need to have fitting parameters
  - Due to difficult to describe structural detail



# History of BSIM Models

---

## ■ BSIM4 model


- Started as model for statistical simulation
- Priority on physical effects (gate current, mobility models etc.)
- Added gate and body resistance networks to emphasize accuracy on RF simulation
- Industry standard in 2000 and most widely used model by semiconductor industry
- Provides better fitting with more number of parameters

## ■ BSIM-SOI

- Parallel work went on SOI modeling – PD/FD/DD
- Real device effects same as BSIM3/BSIM4
- Industry standard in 2002



# BSIM Family of Compact Device Models



# BSIM6: Charge based MOSFET model

---

- BSIM6 – Next BSIM Bulk MOSFET model
  - Charge based core derived from Poisson's solution
  - Real device effects (SCE, CLM etc.) from BSIM4
  - *Parameter names matched to BSIM4*
- Physical Capacitance model
  - Short channel CV–Velocity saturation & CLM
- Symmetry
  - Currents & derivatives are symmetric @  $V_{DS}=0$
  - Capacitances & derivatives are symmetric @  $V_{DS}=0$
  - Provide accurate results in Harmonic Distortion simulation
- Continuous in all regions of operations
- Better Statistical Modeling using physical parameters

# Physics of BSIM6 Model

- Gauss' Law

$$V_G - V_{FB} - \Psi_S = -\frac{Q_{si}}{C_{ox}} = -\frac{Q_i + Q_b}{C_{ox}}$$

- Poisson's solution for long channel MOSFET

$$\frac{Q_{si}}{\Gamma C_{ox} \sqrt{V_t}} = \mp \sqrt{e^{-\frac{\Psi_S}{V_t}} + \frac{\Psi_S}{V_t} - 1 + e^{-\frac{2\Phi_F + V_{ch}}{V_t}} \left( e^{\frac{\Psi_S}{V_t}} - \frac{\Psi_S}{V_t} - 1 \right)}$$

- Bulk charge density is given by

$$\frac{Q_b}{\Gamma C_{ox} \sqrt{V_t}} = \mp \sqrt{e^{-\frac{\Psi_S}{V_t}} + \frac{\Psi_S}{V_t} - 1}$$

- Combining these, we have

$$V_G - V_{FB} - \Psi_S = -\frac{Q_i}{C_{ox}} \pm \Gamma \sqrt{V_t \left( e^{-\frac{\Psi_S}{V_t}} + \frac{\Psi_S}{V_t} - 1 \right)}$$

# Physics of BSIM6 Model

- Defining Pinch-off potential  $\Psi_P = \Psi_S$ , when  $Q_i=0$

$$V_G - V_{FB} - \Psi_P = \text{sign}(\Psi_P) \Gamma \sqrt{V_t \left( e^{-\frac{\Psi_P}{V_t}} + \Psi_P - 1 \right)}$$

$\Psi_P$  is evaluated from implicit equation

$$-\frac{Q_i}{\Gamma C_{ox} \sqrt{V_t}} = \sqrt{\frac{\Psi_S}{V_t} + e^{\frac{\Psi_S - 2\Phi_F - V_{ch}}{V_t}}} - \sqrt{\frac{\Psi_S}{V_t}}$$

- For  $\Psi_S > \text{few } V_t$ , we have

$$-\frac{Q_i}{C_{ox}} = n_q (\Psi_P - \Psi_S)$$

$n_q$  is the slope factor

- Inversion Charge linearization

\*Ref.: Tsividis book & J.M. Sallese et al., Solid State Electronics

# Physics of BSIM6 Model

- Using linearization approach and normalization

ACM/EKV/BSIM5 ignored the circled term

$$\ln(q_i) + \ln \left[ \frac{2n_q}{\gamma} \left( \frac{2n_q}{\gamma} q_i + 2\sqrt{-2q_i + \psi_p} \right) \right] + 2q_i = \psi_p - 2\phi_f - v_{ch}$$

- No approximation to solve the charge equation compared to other models.
- Solved the charge equation analytically

# Drain current with velocity saturation

- Drain current

$$I_D = I_{drift} + I_{diff} = \mu W \left( -Q_i \frac{d\Psi_S}{dx} + V_T \frac{dQ_i}{dx} \right)$$

- Mobility model (ensures symmetry)



$$I_D = \frac{\mu_v}{\sqrt{1 + \left( \frac{\mu_v}{v_{sat}} \left| \frac{d\Psi_S}{dx} \right| \right)^2}} W \left( -Q_i \frac{d\Psi_S}{dx} + V_T \frac{dQ_i}{dx} \right)$$

$$-\frac{Q_i}{C_{ox}} = n_q (\Psi_P - \Psi_S), q = \frac{-Q_i}{2n_q C_{ox} V_T}, i_d = \frac{I_D}{2n_q \frac{W}{L} \mu_v C_{ox} V_t^2}, \lambda_c = \frac{2\mu_v V_t}{v_{sat} L}$$

- Using charge linearization & normalization



$$i_d = \frac{(q_s^2 + q_s) - (q_d^2 + q_d)}{\frac{1}{2} \left( 1 + \sqrt{1 + [\lambda_c (q_s - q_d)]^2} \right)}$$

# Normalized $Q_i$ - $V_G$ & derivatives





Red – Numerical Surf. Pot. model

Blue – BSIM6 model



# Normalized $I_{DS}$ - $V_{GS}$ & derivatives






# Mobility Model

- Mobility model has been adopted from BSIM4

**BSIM4**

$$\mu_{eff} = \frac{U0 \cdot f(L_{eff})}{1 + (UA + UC \cdot V_{bsx}) \left[ \frac{V_{gsteff} + C_0 \cdot (V_{TH0} - V_{FB} - \Phi_s)}{TOXE} \right]^{EU}} + UD \left( \frac{V_{th} \cdot TOXE}{V_{gsteff} + 2\sqrt{V_{th}^2 + 0.0001}} \right)$$



**BSIM6**

$$\mu_{eff} = \frac{U0}{1 + (UA + UC \cdot V_{bsx}) \cdot E_{eff}^{EU}} + \frac{UD}{\left[ \frac{1}{2} \left( 1 + \frac{q_{is}}{q_{bs}} \right) \right]^{UCS}}$$

where

$$\eta = \begin{cases} \frac{1}{2} \cdot ETAMOB & \text{for NMOS} \\ \frac{1}{3} \cdot ETAMOB & \text{for PMOS} \end{cases}$$

$$E_{effs} = 10^{-8} \cdot \left( \frac{q_{bs} + \eta \cdot q_{is}}{\epsilon_{ratio} \cdot TOX} \right)$$

MV/cm

$$V_{dsx} = \sqrt{V_{ds}^2 + 0.01} - 0.1$$

$$V_{bsx} = - \left[ V_s + \frac{1}{2} (V_{ds} - V_{dsx}) \right]$$

# Saturation Voltage $V_{dsat}$

- $V_{ds}$  to  $V_{dsat}$  – BSIM4 formulation causes asymmetry


$$V_{BSIM4}(V_{ds}, V_{dsat}, \delta_0) := V_{dsat} - \frac{1}{2} \left[ (V_{dsat} - V_{ds} - \delta_0) + \sqrt{(V_{dsat} - V_{ds} - \delta_0)^2 + 4 \delta_0 V_{dsat}} \right]$$

- New  $V_{dsat}$  evaluation:

$$\lambda_c = \frac{2\mu_{effs} V_t}{VSAT \cdot L_{eff}} \longrightarrow q_{dsat} = \frac{1}{2} KSATIV \cdot \lambda_c \cdot \frac{q_s^2 + q_s}{1 + \frac{1}{2} \lambda_c (1 + q_s)}$$


$$V_{dsat} = \frac{V_{dsat}}{V_t} = \psi_p - 2\phi_f - 2q_{dsat} - \ln \left[ \frac{2q_{dsat} \cdot n_q}{\gamma} \left( \frac{2q_{dsat} \cdot n_q}{\gamma} + \frac{\gamma}{n_q - 1} \right) \right]$$

$$V_{dseff} = \frac{V_{ds}}{\left[ 1 + \left( \frac{V_{ds}}{V_{dsat} - V_s} \right)^{1/DELTA} \right]^{DELTA}}$$



# CV Model

- Physical Capacitance Model
  - Poly-depletion & *Quantum Mechanical Effect*
  - Channel Length Modulation
  - *Velocity Saturation Effect*
- 
- Charge conservation



# Junction capacitance model

- BSIM4 junction capacitance model gave asymmetry
- Updated diode junction capacitance model for AC symmetry


$$Q_{j\_old}(V_j) := \begin{cases} C_j \cdot \text{PBS} \cdot \frac{1 - \left(1 - \frac{V_j}{\text{PBS}}\right)^{1-\text{MJS}}}{1 - \text{MJS}} & \text{if } V_j < 0 \\ 0 & \text{if } V_j = 0 \\ V_j \cdot C_j + V_j^2 \cdot \frac{\text{MJS} \cdot C_j}{2 \cdot \text{PBS}} & \text{if } V_j > 0 \end{cases}$$

Transition point is at  $V_j=0$





$$Q_{j\_new}(V_j) := \begin{cases} x_0 \leftarrow 0.9 \\ C_j \cdot \text{PBS} \cdot \frac{1 - \left(1 - \frac{V_j}{\text{PBS}}\right)^{1-\text{MJS}}}{1 - \text{MJS}} & \text{if } \frac{V_j}{\text{PBS}} < x_0 \\ C_j \cdot \text{PBS} \cdot \frac{1}{(1 - x_0)^{\text{MJS}}} \cdot \left(1 - \frac{V_j}{\text{PBS}}\right) \cdot \left[ \frac{1}{2} \cdot \text{MJS} \cdot \frac{1}{(1 - x_0)} \cdot \left(1 - \frac{V_j}{\text{PBS}}\right) - (1 + \text{MJS}) \right] + C_j \cdot \frac{\text{PBS}}{1 - \text{MJS}} \cdot \left[ 1 - \frac{\text{MJS}}{2} \cdot (1 + \text{MJS}) \cdot (1 - x_0)^{1-\text{MJS}} \right] & \text{otherwise} \end{cases}$$

Transition point is at  $V_j=0.9V$  (pushed to strong forward bias)

# Junction capacitance model




# $I_{DS}-V_X$ Gummel Symmetry






All derivatives are continuous at  $V_{DS}=0$

# AC Symmetry test

(C. McAndrew, IEEE TED, 2006)












Capacitance & derivatives are symmetric












Capacitances and derivatives are continuous at  $V_{DS}=0$

# Validation on Measured Data (Large device)






# Validation on Measured Data (Short device)



# Harmonic Balance Simulation

- BSIM6 gives correct slope for all harmonics



# BSIM6 model summary

---



- Rapid development: Released **BSIM6.0.0-beta8** in Aug. 2012
- Charge based physical compact model
  - Physical effects & Parameter names matched to BSIM4
  - Smooth charge/current/capacitance & derivatives
- **Symmetric and continuous around  $V_{DS}=0$** 
  - Fulfills Gummel symmetry and AC symmetry
  - Shows accurate slope for harmonic balance simulation
- BSIM4's **extraction methodology** can be easily used for BSIM6 – **fast deployment & lower cost**
- Under standardization review in CMC

# Outline

---

- History of BSIM Models
- BSIM6 Model
- BSIM-CMG Model
- BSIM-IMG Model


# Why next generation transistors?



**MOSFET becomes “resistor” at small L.**

# Making Oxide Thin is Not Enough


---




**Gate cannot control the leakage current paths that are far from the gate.**

# One Way to Eliminate Si Far from Gate

**Thin** body controlled  
By multiple gates.




**FinFET body  
is a thin Fin.**




N. Lindert et al., DRC paper II.A.6, 2001

# New MOSFET Structures: Demonstration




X. Huang et al. IEDM 1999 (UC Berkeley)




Y. Choi et al. IEEE EDL 2000- (UC Berkeley)

**FinFET**



C.C. Wu et al. IEDM 2010 (TSMC)

**UTBSOI**




K. Cheng et al. IEDM 2009 - (IBM / ST)



# Challenges in developing a new model

---



- New Physics
  - Fully depleted channel
  - Quantum confinement etc.
  - When to include them?
- Support Multiple Device architectures
- Inertia with BSIM4 – Large user base
  - Familiarity with the parameters
- Convergence – Model behavior in extreme cases
- Balance Physics and Flexibility
- Balance Speed and Accuracy





# Multi-Gate Compact Model: BSIM-MG

## BSIM-IMG


UTBSOI  
BG-ETSOI



## BSIM-CMG



FinFETs on Bulk and SOI Substrates




Vertical CG FET

Twin Silicon Nanowire FET


Horizontal Nanowire FET

# BSIM-CMG Core Models


- Four device architectures




Double Gate



Double Gate /  
Trigate / FinFET



Quadruple Gate



Cylindrical Gate /  
Nanowire FET

- Three core models

- Intrinsic Double Gate Core (Y. Taur et al., IEEE EDL, 2004)
- Perturbation based DG Core for high-doping
- Cylindrical Gate Core


- Bulk and SOI Substrate

# Surface Potential Core – Double Gate

- Solution of **Poisson's equation** and **Gauss's Law**.
- Poisson's equation inside the body can be written as ( $V_{ch}$  is channel potential)

$$\frac{d^2\psi}{dx^2} = \frac{qn_i}{\epsilon_{Si}} \cdot \left( \underbrace{e^{\frac{q\psi}{kT}} \cdot e^{\frac{-q\phi_B}{kT}} \cdot e^{\frac{-qV_{ch}}{kT}}}_{\text{Inversion Carriers}} + \underbrace{e^{\frac{q\phi_B}{kT}}}_{\text{Body Doping}} \right)$$

where  $\phi_B = \frac{kT}{q} \ln \left( \frac{N_A}{n_i} \right)$



- **Body doping** complicates the solution of the Poisson's equation.
- **Perturbation approach** is used to solve this problem.



*M. Dunga et al., IEEE TED, Vol. 53, No. 9, 2006*

*M. Dunga et al., VLSI 2007*

# Core Drain Current Model



- No charge sheet approximation

$$I_d = \mu \frac{W_{eff}}{L} \left[ \frac{Q_i^2}{2C_{ox}} + 2V_t Q_i - V_t \cdot (5C_{Si}V_t + Q_B) \ln(5V_t C_{Si} + Q_B + Q_i) \right]_d^s$$



# Core Capacitance Model

- Model inherently exhibits symmetry
  - $C_{ij} = C_{ji}$  @  $V_{ds} = 0$  V
- Model matches TCAD data (No parameter used)
- Accurate short channel behavior



# Short Channel (2D) Effects

## ■ Quasi-2D analysis


Characteristic Length

$$H_{eff} = \sqrt{\frac{HFIN}{8} \cdot (HFIN + 2 \cdot \epsilon_{ratio} \cdot EOT)}$$


$$\lambda = \begin{cases} \sqrt{\frac{\epsilon_{ratio}}{2} \left(1 + \frac{TFIN}{4\epsilon_{ratio}EOT}\right) TFIN \cdot EOT} & \text{if } GEOMOD = 0 \\ \frac{1}{\sqrt{\frac{\epsilon_{ratio}}{2} \left(1 + \frac{TFIN}{4\epsilon_{ratio}EOT}\right) TFIN \cdot EOT} + \frac{1}{4H_{eff}^2}} & \text{if } GEOMOD = 1 \\ 0.5 & \text{if } GEOMOD = 2 \\ \frac{1}{\sqrt{\frac{\epsilon_{ratio}}{2} \left(1 + \frac{TFIN}{4\epsilon_{ratio}EOT}\right) TFIN \cdot EOT} + \frac{1}{4H_{eff}^2}} & \text{if } GEOMOD = 2 \\ \sqrt{\frac{\epsilon_{ratio}}{2} \left(1 + \frac{R}{2\epsilon_{ratio}EOT}\right) R \cdot EOT} & \text{if } GEOMOD = 3 \end{cases}$$

## ■ Analytical expressions model

Auth and Plummer, IEEE EDL, 2007





**Symbols: TCAD Results;**  
**Lines: Model**



# Quantum Mechanical Effects

- Predictive model for confinement induced  $V_{th}$  shift due to band splitting present in the model
- Effective Width model that accounts for reduction in width for a triple/ quadruple/ surround gate structure







*Width reduction due to structural confinement of inversion charge. (Dotted lines represent the effective width perimeter)*




# FinFET $C_{fr}$ Modeling – TCAD Verification

- $C_{fg}$ : fin  $\rightarrow$  gate
- $C_{cg} = C_{cg1} + C_{cg2} + C_{cg3}$ : contact  $\rightarrow$  gate



- Both  $C_{fg}$  and  $C_{cg}$  agree well with 2D numerical simulations

# Real Device Effects




# Bulk FinFET Fitting

- Bulk FinFETs are fabricated by TSMC


Symbols: Data  
Lines: Model

- $T_{FIN}=25\text{nm}$ ,  $H_{FIN}=27.5\text{nm}$ ,  $EOT=2.42\text{nm}$


Drain Current vs.  $V_{gs}$  ( $L_g = 50\text{nm}$ )




Drain Current vs.  $V_{ds}$  ( $L_g = 50\text{nm}$ )




Output Conductance ( $L_g = 50\text{nm}$ )




Transconductance ( $L_g = 0.97\mu\text{m}$ )



Output Conductance ( $L_g = 0.97\mu\text{m}$ )



Substrate Current ( $L_g = 50\text{nm}$ )





# Asymmetric Vertical Nanowire fitting


- $L_g=120\text{nm}$ ,  $D=80\text{nm}$ ,  $T_{ox}=3\text{nm}$

Symbols: Data  
Lines: Model


## Drain Current vs. $V_{gs}$




## Drain Current vs. $V_{ds}$




## Transconductance



## Output Conductance





## Temperature Dependence




# Symmetry / Continuity Tests

- Model passes both DC and AC Symmetry Tests



Drain Current



Capacitances ( $C_{gg}$  and  $C_{sd}$ )

# BSIM-CMG Summary

---

- **BSIM-CMG 106.0.0** is **industry standard** production level model – standardized in March 2012
  - Available in major EDA tools
- Released **BSIM-CMG 106.1.0** in **Sept. 2012**
- Physical, Scalable Core Models for multiple device architectures
  - Supports both SOI and Bulk Substrates
  - Many Real Device Effects captured
- Validated on Hardware Data from different technologies


# Outline

---

- History of BSIM Models
- BSIM6 Model
- BSIM-CMG Model
- BSIM-IMG Model

# Device Structure & BSIM-IMG


- Asymmetric structure
  - Different Gate Work-functions
  - Allows dissimilar Gate Potentials
  - Different Oxide thickness and Material !
- Captures important features
  - $V_{th}$  tuning through Back-Gate
  - Multi- $V_{th}$  technology





# Computationally Efficient Core


- Efficient Non-iterative Surface Potential calculation
- Surface potential needs to be solved at least twice - Source and Drain side
  - Obtain  $\psi_s / Q_{is}$  and  $\psi_d / Q_{id}$




S. Khandelwal et al., "BSIM-IMG: A Compact Model for Ultra-Thin Body SOI MOSFETs with Back-Gate Control", IEEE TED, Aug. 2012.

# Results: Surface-Potential

## Comparison with Numerical Solution



## Absolute Error (<nV)





# Volume Inversion

## ■ Preserves Important Property like Volume Inversion

- In sub-threshold (Low field), the charge density  $Q_i$  is proportional to the body thickness  $T_{si}$

$T_{oxb} = 10\mu\text{m}$



# Drain Current Model



$$I_{ds} = \mu \cdot \frac{W}{L} \cdot \left[ \underbrace{\frac{Q_{inv,s} + Q_{inv,d}}{2} (\psi_{s1,d} - \psi_{s1,s})}_{\text{Drift}} + \underbrace{\eta \cdot \frac{kT}{q} (Q_{inv,s} - Q_{inv,d})}_{\text{Diffusion}} \right]$$

$$\eta = 2 - \frac{2\epsilon_{si} \bar{E}_{s2}}{Q_{inv} + 2\epsilon_{si} \bar{E}_{s2}}$$

$Q_{inv}$ : inversion carrier density  
 $E_{s2}$ : back-side electric field  
 $\psi_{s1}$ : front-side surface potential

**No Charge-sheet Approximation**


**Very high accuracy**



# Length Dependent $\gamma$ Model

## ■ Capacitive coupling ratio Front Gate


$$\gamma = -\frac{dV_{TH}}{dV_{bg}}$$




$T_{si} = 8\text{nm}$

$T_{box} = 4\text{nm}$

$\gamma$  degraded at short channel




## Back Gate




Captures  $V_{bg}$  effect in I-V

# QM Effect: Inv. Charge Centroid Model




$V_{dd} = 0.9 \text{ V} ; V_{fb} = 28 \text{ mV}$

$T_{BOX} = 140 \text{ nm} ; T_{si} = 6 \text{ nm} ; N_{sub} = 1 \text{e}16 \text{ cm}^{-3}$



# Self Heating Model


- Thermal Node:  $R_{th}/C_{th}$  methodology



$$R_{th} = \frac{R_{TH0}}{W_{TH0} + W_{eff}}$$


$$C_{th} = C_{TH0} \cdot (W_{TH0} + W_{eff})$$

- Relies on Accurate physical modeling of Temperature Effects in the model



# Global Extraction : $I_d$ - $V_{gs}$ at different $V_{bg}$



- $V_{bg}=0, -0.2, -0.5, -0.8, -1.1$  V;  $V_{ds}=50\text{mV}$  TBOX=10nm
- $L=11\text{ }\mu\text{m}, 1.1\text{ }\mu\text{m}, 270\text{nm}, 60\text{ nm}, 40\text{ nm}, 30\text{ nm}$






# Gummel Symmetry Test


## ■ Drain Current Symmetry



## ■ AC (charge) Symmetry



**Analog /RF Ready**



# BSIM-IMG: Current Status & Future

---

- **Production level** UTBSOI Model
  - **Physical** and **Scalable** for FDSOI devices
  - Plethora of **Real Device Effects** model
- Release of BSIM-IMG 101 (April 2011)
  - Available in different EDA tools
  - Already being used by SOI Consortium
- **Under standardization at Compact Model Council**
- Verilog-A code and Well-documented Manual
- **Next BSIM-IMG Release – Oct. 2012**

# Acknowledgement

---

- Models users
- EDA Vendors
  - Agilent, Cadence
  - Synopsys, Proplus
  - Mentor Graphics
- SRC/GRC
- EPFL
  - Maria-Anna, Christian Enz
- IIT Kanpur
  - Pragma Kushwaha
  - Chadan Yadav
  - Shantanu Agnihotri
- SOITEC
- LETI
- ST Microelectronics
- Analog Devices
- Texas Instruments
- IBM
- TSMC
- Global Foundries
- All other CMC Members

# BSIM6 Publications & References

- S. Venugopalan, K. Dandu, S. Martin, R. Taylor, C. Cirba, X. Zhang, A. M. Niknejad, and C. Hu; "A non-iterative physical procedure for RF CMOS compact model extraction using BSIM6"; IEEE CICC, Sept. 2012.
- M.-A. Chalkiadaki, A. Mangla, C. C. Enz, Y. S. Chauhan, M. A. Karim, S. Venugopalan, A. Niknejad, C. Hu, "Evaluation of the BSIM6 Compact MOSFET Model's Scalability in 40nm CMOS Technology", IEEE ESSDERC, Sept. 2012.
- Y. S. Chauhan, M. A. Karim, S. Venugopalan, S. Khandelwal, P. Thakur, N. Paydavosi, A. B. Sachid, A. Niknejad and C. Hu, "BSIM6: Symmetric Bulk MOSFET Model", Workshop on Compact Modeling, June 2012.
- Y. S. Chauhan, M. A. Karim, S. Venugopalan, A. Sachid, P. Thakur, N. Paydavosi, A. Niknejad, C. Hu, "BSIM Models: From Multi-Gate to the Symmetric BSIM6", MOS-AK Noida, March 2012.
- Y. S. Chauhan, M. A. Karim, S. Venugopalan, A. Sachid, P. Thakur, N. Paydavosi, A. Niknejad, C. Hu, W. wu, K. Dandu, K. Green, T. Krakowsky, G. Coram, S. Cherepko, S. Sirohi, A. Dutta, R. Williams, J. Watts, M.-A. Chalkiadakim A. Mangla, A. Bazigos, W. Grabinski, C. Enz, "Transitioning from BSIM4 to BSIM6", MOS-AK Noida, March 2012.
- Y. S. Chauhan, M. A. Karim, S. Venugopalan, A. Sachid, A. Niknejad, C. Hu, W. wu, K. Dandu, K. Green, G. Coram, S. Cherepko, J. Wang, S. Sirohi, J. Watts, M.-A. Chalkiadakim A. Mangla, A. Bazigos, F. Krummenacher, W. Grabinski, C. Enz, "BSIM6: Symmetric Bulk MOSFET Model", The Nano-Terra Workshop on the next generation MOSFET Compact Models, Lausanne, Switzerland, Dec. 2011.
- Y. S. Chauhan, M. A. Karim, S. Venugopalan, A. Sachid, A. Niknejad and C. Hu, "BSIM6: Next generation RF MOSFET Model", MOS-AK Workshop, Washington DC, USA, Dec. 2011.

# BSIM-MG Publications & References

- S. Venugopalan et al. “Compact models for real device effects in FinFETs”; IEEE SISPAD, Sept. 2012.
- M. A. Karim et al., "Extraction of Isothermal Condition and Thermal Network in UTBB SOI MOSFETs“, IEEE Electron Device Letters, 2012.
- S. Khandelwal et al., "BSIM-IMG: A Compact Model for Ultra-Thin Body SOI MOSFETs with Back-Gate Control", IEEE Transactions on Electron Devices, Aug. 2012.
- D. D. Lu et al., “A Computationally Efficient Compact Model for fully-depleted SOI MOSFETs with independently-controlled front- and back-gates”, Solid State Electronics, 2011
- S. Venugopalan et al., “BSIM-CG: A Compact Model of Cylindrical/Surround Gate MOSFETs for Circuit Simulations”; Solid State Electronics, Jan 2012.
- S. Venugopalan et al., “Modeling Intrinsic and Extrinsic Asymmetry of 3D Cylindrical Gate/Gate-All-Around FETs for Circuit Simulations”; IEEE NVMTS, China, Nov.2011
- D. D. Lu et al., “Multi-Gate MOSFET Compact Model BSIM-MG”, a chapter in Compact Modeling Principles, Techniques and Applications, Springer 2010
- D. D. Lu et al. "A Multi-Gate MOSFET Compact Model Featuring Independent-Gate Operation", IEDM 2007.
- M. V. Dunga et al., “BSIM-MG: A Compact Model for Multi-Gate Transistors,” a chapter in FinFET and Other Multi-Gate Transistors edited by J. P. Colinge, 2005.
- M. A. Karim et al., "BSIM-IMG: Surface Potential based UTBSOI MOSFET Model", Nano-Terra Workshop, Switzerland, Dec. 2011.
- S. Venugopalan et al., "BSIM-CMG: Advanced FinFET Model", Nano-Terra Workshop, Switzerland, Dec. 2011.

Thank You