

The HV-EKV MOSFET Model

Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland

EPFL Team –

Yogesh Singh Chauhan, Costin Anghel, Francois Krummenacher, Adrian Mihai Ionescu and Michel Declercq

Industrial and Academic Collaboration for Model Implementation & Validation

R. Gillon, B. Desoete, S. Frere, *AMI Semiconductor, Belgium* C. Maier *Robert Bosch, Germany* A. Baguenier *Cadence Design Systems, France* B. Bakeroot *University of Gent, Belgium*

European Comission Funding – ROBUSPIC

Outline Outline

- Motivation why new HV MOSFET Model
- Device Architecture and Modeling Strategy
	- Core Low Voltage EKV MOSFET Model
	- Analytical bias dependent drift resistance
	- \bullet Strategy for charge evaluation based on V_K
- Validation and Results
	- Most of the results on VDMOS
	- Some results on LDMOS
- Recent and Ongoing R&D
- Conclusion

Outline Outline

- Motivation why new HV MOSFET Model
- Device Architecture and Modeling Strategy
	- Core Low Voltage EKV MOSFET Model
	- Analytical bias dependent drift resistance
	- \bullet Strategy for charge evaluation based on V_K
- Validation and Results
	- Most of the results on VDMOS
	- Some results on LDMOS
- Recent and Ongoing R&D
- Conclusion

Motivation

- Robust HV Model for circuit simulators
- •Physical Compact Model
- •Accuracy in DC & AC
- Small number of parameters: EKV!
- Scaling against physical & electrical parameters
- •Convergence and Speed
- Open Source

Outline Outline

- Motivation why new HV MOSFET Model
- Device Architecture and Modeling Strategy
	- Core Low Voltage EKV MOSFET Model
	- Analytical bias dependent drift resistance
	- \bullet Strategy for charge evaluation based on V_K
- Validation and Results
	- Most of the results on VDMOS
	- Some results on LDMOS
- Recent and Ongoing R&D
- Conclusion

General HV MOSFETModeling Strategy

Device Architectures

Modeling Strategy

Modeling Strategy

- Drift part mainly affects the linear region of the output characteristics.
- \bullet Delayed transition between linear and saturation regime at high $\lor_{_{\mathrm{G}}}$ velocity saturation in the drift

Scalable Drift Resistance

Modeling of Self Heating Effect

• External Temperature Node

Ref: C. Anghel et al., "Self-heating characterization and extraction method for thermal resistance and capacitance in HV MOSFETs", IEEE Electron Device Lett., 141 - 143, 2004

ECOLE POLYTECHNIQUE Modeling of impact Ionization Current

- •Impact ionization in MOSFET – EKV
- •Impact ionization in drift –

$$
I_{\text{avl}} = (M-1).I_{DS}
$$

$$
M - 1 \cong 1 - \frac{1}{M} = 2.8 X 10^{-73} . N_{\text{eff}}^3 . V_{DS}^4
$$

or

$$
M-1 \cong NEFF^3.V_{DS}^4
$$

Ref.: P. Rossel et al., "Avalanche Characteristics of MOS Transistors," presented at 21st International Conference on Microelectronics, Yugoslavia, 1997.

AC Modeling

• V_K behavior and Charges

Current in EKV Model $I_{DS} = I_S$ (i_f - i_r), I_S=Specific Current

 $[\ln(1 + e^{-2})]^2$ $v_p - v_s$ $i_f = [\ln(1+e$ − =Normalized forward Current

 $v_p - v_k$ Normalized reverse Current

$$
+e^{-2}
$$
)]² $i_r = [\ln(1+e^{-2})]^2$

 $q_k = \sqrt{i_r} + 0.25 - 0.5$ $\gamma_k = \frac{Y_K}{I} = v_p - (2.q_k + \ln(q_k))$ $v_k = \frac{V_K}{U_T} = v_p - (2.q_k + \ln(q))$ Normalized Charge related to $\rm V_{\rm K}$ (EKV) Normalized $v_{k}^{{}}\left(\textrm{EKV}\right)$ $0.25 - 0.5$ *Normalized Charge related to* V_s *(EKV)* \bar{V}

Ref: J.-M. Sallese et al., "Inversion charge lineariazation in MOSFET modeling and rigorous derivation of the EKV compact model", Solid-State Electronics,pp. 677-683, 2003

CMC Meeting, Boston 8th May 2006 Y.S. Chauhan 14

T

$\mathbf{V_{K}}$ vs. $\mathbf{V_{G}}$ and $\mathbf{V_{D}}$ for VDMOS

 \bullet V_K – Important parameter for design of HV-MOS

•Matches with literature

Ref: C.H. Kreuzer et al., "Physically based description of quasi-saturation region of vertical DMOS power transistors", IEDM,pp. 489 - 492, 1996

AC Modeling

• Charges in MOSFET and Drift region

$$
Q_G = Q_K + Q_S + Q_B + Q_{Drift}
$$

\n
$$
Q_S = -W.L.C_{ox}.U_T.q_s = -W.L.C_{ox}.U_T.(\sqrt{i_f + 0.25} - 0.5)
$$

\n
$$
Q_K = -W.L.C_{ox}.U_T.q_k = -W.L.C_{ox}.U_T.(\sqrt{i_r + 0.25} - 0.5)
$$

$$
Q_{Drift} = (V_G - V_{FB} - \psi_s) . W . L_{DR} . C_{ox}
$$

Assumptions

• $\mathcal{Y}_\mathcal{S}$ varies linearly across accumulation charge sheet

Outline Outline

- Motivation why new HV MOSFET Model
- Device Architecture and Modeling Strategy
	- Core Low Voltage EKV MOSFET Model
	- Analytical bias dependent drift resistance
	- \bullet Strategy for charge evaluation based on V_K
- Validation and Results
	- Most of the results on VDMOS
	- Some results on LDMOS
- Recent and Ongoing R&D
- Conclusion

Transfer Characteristics (I_D-V_G) $V_p = 0.1$ to 0.5V Ω 12340123**I D (mA)** $V_D=0.1V$ $V_D = 0.5V$ 1E-081E-050.01 100123**I D (mA)** $V_D=0.5V$ $V_D=0.1V$

VG (V)

VG (V)

- Weak inversion to Strong inversion transition
- Subthreshold slope correctly matched
- Good accuracy

(red - model & blue - measurement)

Transconductance for $V_D=0.1$ -0.5V ÉCOLE POLYTECHNIQUE
FÉDÉRALE DE LAUSANNE

- Subthreshold slope correctly matched
- descending slope drift resistance

(red - model & blue - measurement)

Output Characteristics

- Linear region correctly modeled by drift resistance.
- Self Heating Effect
- \bullet Peaks on g_{ds}

(red - model & blue - measurement)

 $\rm C_{GD}$ and $\rm C_{GS}$ + $\rm C_{GB}$ vs $\rm V_{GB}$ $\rm V_{CP}$ =0-3V

 $\rm C_{GD}$ and $\rm C_{GS}$ + $\rm C_{GB}$ vs $\rm V_D$

(red - model & blue - measurement)

Temperature Scaling

(color - model & black - measurement)

Width Scaling

R_{ON} Scaling with number of fingers

R_{ON} Scaling with Temperature

W=20µm, 40µm, 160µm, 320µm

Outline Outline

- Motivation why new HV MOSFET Model
- Device Architecture and Modeling Strategy
	- Core Low Voltage EKV MOSFET Model
	- Analytical bias dependent drift resistance
	- \bullet Strategy for charge evaluation based on V_K
- Validation and Results
	- Most of the results on VDMOS
	- Some results on LDMOS
- Recent and Ongoing R&D
- Conclusion

Transfer Characteristics

Output Characteristics

Body Current vs. Gate bias

Width Scaling : LDMOS device

Transfer Characteristics

model (blue) & measurement (red):

I_D vs. V_G - a) minimum width, (b) medium width and (c) maximum width.

Width Scaling : LDMOS device

Output Characteristics

model (blue) & measurement (red):

I_D vs. V_D for a) minimum width, (b) medium width and (c) maximum width.

Drift Length Scaling : 100V LDMOS

ECOLE POLYTECHNIQUE DE LAUSANNE DE MONSTRATION of Quasi-Saturation Modeling

Parameter Extraction andModel Calibration @ T=27°C

- Required characteristics:
	- \bullet I_DV_{G1} (I_D vs V_G for V_D =0.1V-0.5V)
	- \bullet I_DV_{G2} (I_D *vs* V_G for V_D =1V-5V)
	- \bullet I_DV_D (I_D vs V_D for entire V_G)
	- \bullet $\rm C_{GD} V_G$ @V_D=0V
	- \bullet $\rm C_{GG}V_G$ @V_D=0V

Parameter Extraction andModel Calibration

- •**DC Model Calibration procedure:**
- •Extract *VT0* and *U0* at low VD voltage (100mV)
- •I_DV_{G1} – calibrate *VT0, PHI* and *GAMMA* for sub-threshold slope
- • $\mathsf{I}_\mathsf{D}\mathsf{V}_\mathsf{D}$ – calibrate *PHI*, *GAMMA*, *KP*(= *U0*.*COX*), *E0*, *UCRIT* and *LAMBDA* for saturation current
- • $I_{\text{D}}\text{V}_{\text{G1}}$ and $I_{\text{D}}\text{V}_{\text{G2}}$ – calibrate Drift parameters: R_{Drift0} , θ_{Acc} for medium-high V_{G}
- I_DV_D calibrate Drift parameters: *VSAT*, $\alpha_{\textit{vsat}}$ for linear to saturation regime transition.
- •The rest of the EKV parameters – default values

•**AC Model Calibration procedure:**

•3 fitting parameters - transition from inversion to accumulation on C_GD vs V_G

Outline Outline

- Motivation why new HV MOSFET Model
- Device Architecture and Modeling Strategy
	- Core Low Voltage EKV MOSFET Model
	- Analytical bias dependent drift resistance
	- \bullet Strategy for charge evaluation based on V_K
- Validation and Results
	- Most of the results on VDMOS
	- Some results on LDMOS
- Recent and Ongoing R&D
- Conclusion

Modeling of Lateral Non-uniform Doping in Intrinsic MOSFET

- A charge based analytical EKV compact model developed
- Excellent results for DC and AC especially *peaks*

Model Status vs. CMC Criteria**(Must-have model features)**

- 1. Capable for analog and RF IC simulations, which requires-
- a. Accurate modeling of DC/AC behavior as well as the derivatives of terminal currents and node charges with respect to node voltages for all working modes (off, linear, saturation regions and reverse modes). Charge model has to be charge conservative, and intrinsic charge model has to take into account the effects of voltage drop across the source and drain resistances.
- b. Accurate modeling of drain extension (drift region) region resistance including velocity saturation.
- c. Accurate modeling of gate/drain overlap region bias dependent capacitance and resistance.
- d. Accurate modeling of parasitic effects (gate, source and drain, and substrate resistances, and source/drain-body junction diodes)
- CMC Meeting, Boston 8th May 2006 Y.S. Chauhan 39 e. Accurate modeling of the 1/f, thermal, and gate induced noise.

Model Status vs. CMC Criteria**(Must-have model features)**

- 2. Capable of modeling accurately with power supplies up to 200 volts and temperature ranges from -50°C to 200°C.
- 3. Capable of modeling self-heating effects accurately and efficiently, which requires scalable temperature-dependence modeling.
- 4. Capable of modeling accurately quasi-saturation effects and Gm fall-off in the saturation region, namely, the channel current compressions at higher Vgs when Vds is greater than Vdsat.
- 5. Capable of modeling accurately Cgd drop at higher external Vgs biases.
- 6. Capable of accurate modeling of the true asymmetry of the source and drain resistances and the source and drain junctions in IV and CV.
- 7. Capable of modeling substrate current behavior correctly including the impact ionization taking place in the drain drift extension regions.

Model Status vs. CMC Criteria**(Must-have model features)**

- 8. Capable of handling scalability over a wide range of geometries, biases, and temperatures with one set of global model parameter set to cover the entire device matrix provided for model extraction. Provides drain drift region length as an instance parameter.
- 9. Capable of covering reverse working mode for both symmetric and asymmetric structure (i.e. when $Vds < 0$)
- 10. Capable of handing of p-type devices as well as n-type devices. **(Tested by Bosch)**
- 11. Capable of prediction correctly breakdown behavior.
- 12. Good convergence in reasonable scale circuit simulation.

Model Status vs. CMC Criteria**(Nice-to-have model features)**

- 1. Capable of modeling accurately a wide array of HV-MOSFET process technologies and device structures, which would include LDMOS and EDMOS (Extended Drain), both symmetrical and asymmetrical, and other drain drift extension structures including, but not limited to, those of various RESURF flavors.
- 2. Capable of modeling accurately the long-channel DIBL and Rout degradation for drain extended devices.
- 3. Capable of modeling layout dependent characteristics including multifinger device structures that have separate, merged, and shared source and drain connections, and point and wide source/drain contacts.
- 4. Capable of modeling body bias dependency of DC and AC characteristics, as well as Vds-dependence of the body bias effects.

Model Status vs. CMC Criteria**(Nice-to-have model features)**

- 5. Capable of modeling multiple junctions for complicated LDMOS drain structures.
- 6. Capable of providing optional temperature node for thermal electrical coupling simulation.
- 7. Capable of accurately modeling the non-quasi-static effects up to 20GHz.
- 8. Capable of creating accurate statistical models.
- 9. Capable of modeling diode breakdown.
- 10. Capable of modeling parasitic BJT effects.

- 11. Capable of modeling gate current due to hot carrier in channel and tunneling.
- 12. Capable of handling body diode model reverse recovery and high-level current injection effect.
- 13. Capable of handling second breakdown characteristics.
- 14. Capable of identification of SOA violations.
- 15. Capable of handling thermal run away.

Conclusion

- **An EKV HV MOSFET model proposed**
- • **Good performance in DC and AC operations**
	- Error (*I_{DS}*) ~ 10%
	- **Error (***gm***) ~ 10%**
	- **Error (***Capacitance***) ~ 25%**
- **Tested for transient operations**
- \bullet **Model validated on industrial devices**
- \bullet **Excellent convergence and scalability**
- \bullet **Self-Heating effect included – No ill convergence**
- •**Implemented in** *Verilog-A* **– Platform independent**
- • **Tested on** *ELDO***,** *SABER***, Spectre,** *UltraSim* **simulators**
- •**Non-uniform doping in intrinsic MOS will be included**

Contact Person-

Prof. Adrian Mihai Ionescu

Institute of Microelectronics and Microsystems, Electronics Laboratory (LEG-2) Room: ELB 335CH-1015 Lausanne, Switzerland Phone: +41 21 693 3978 / +41 21 693 3975 Fax: +41 21 693 3640

E-mail: Adrian.Ionescu@epfl.ch