Compact Modeling of Semiconductor Devices: MOSFET

Yogesh S. Chauhan

Assistant Professor and Ramanujan Fellow Nanolab, Department of Electrical Engineering IIT Kanpur Email: <u>chauhan@iitk.ac.in</u> Homepage – <u>http://home.iitk.ac.in/~chauhan/</u>

Outline

- Compact Modeling
- MOSFET
- Drain Current in MOSFET
- Smoothing Functions
- Terminal Charges
- Scaling
- FinFET

Compact Modeling or SPICE Modeling



Medium of information exchange



- Good model should be
 - Accurate: Trustworthy simulations.
 - Simple: Parameter extraction is easy.
- Balance between accuracy and simplicity depends on end application

- Excellent Convergence
- Simulation Time ~µsec
- Accuracy requirements
 - ~ 1% RMS error after fitting
- Example: BSIM6, BSIM-CMG

Industry Standard Compact Models

• Standardization Body – Compact Model Coalition

• CMC Members – EDA Vendors, Foundries, IDMs, Fabless, Research Institutions/Consortia

• CMC is by the industry and for the industry

What is MOSFET?

• MOSFET is a transistor used for amplifying or <u>switching</u> electronic signals.





How can we simulate MOSFET based circuits?

- We need
 - Currents

$$I_{ds} = W. Q_{inv}. v = W. Q_{inv}. \mu_{ns} E$$
$$I_{ds} = W. C_{ox} (V_{gs} - V_t). \mu_{ns} \frac{dV_{ch}}{dx}$$

- Charges (for capacitance)

Energy Band Diagram in Equilibrium



Depletion and Inversion

Surface is depleted of holes

Surface is inverted



Threshold Condition and Threshold Voltage



Inversion Layer Charge

Yogesh S. Chauhan, IIT Kanpur

• Applied Gate Voltage





 $C_{ox}(V_g)$

 Q_{inv}

 $-V_t$)

Inversion Layer Charge

12/3/2014

MOSFET V_{t} and the Body Effect



Uniform Body Doping

- In earlier generations of MOSFETs, the body doping density is more or less uniform and W_{dmax} varies with V_{sb} .
- In that case, the theory for the body effect is more complicated.

$$V_{t} = V_{t0} + \frac{\sqrt{qN_{a} 2\varepsilon_{s}}}{C_{oxe}} (\sqrt{2\phi_{B} + V_{sb}} - \sqrt{2\phi_{B}})$$
$$\equiv V_{t0} + \gamma (\sqrt{2\phi_{B} + V_{sb}} - \sqrt{2\phi_{B}})$$

 γ is the **body-effect parameter**.

Threshold Voltage Modeling

 Long/Wide Channel Model With Uniform Doping

$$V_{th} = VFB + \Phi_s + \gamma \sqrt{\Phi_s - V_{bs}} = VTH0 + \gamma \left(\sqrt{\Phi_s - V_{bs}} - \sqrt{\Phi_s}\right)$$

- $-V_{FB}$ =flat band voltage
- V_{TH0}=threshold voltage of device at zero substrate bias
- $-\gamma$ is the body bias coefficient given by

$$=\frac{\sqrt{2\,q\,\varepsilon_{si}N_{substrate}}}{C_{oxe}}$$

Threshold Voltage Modeling

As channel length gets shorter V_{th} shows a greater dependence on
 Short-channel effect ← Higher Off Current Leakage
 DIBL ← Higher Off Current Leakage at high V_{ds}



$$\Delta V_{th} \left(SCE, DIBL \right) = -\theta_{th} \left(L_{eff} \right) \cdot \left[2 \left(V_{bi} - \Phi_{s} \right) + V_{ds} \right]$$

Yogesh S. Chauhan, IIT Kanpur

Threshold Voltage Modeling

• The complete V_{th} model implemented in SPICE as

12/3/201

$$\begin{split} V_{th} &= VTH \, 0 + \left(K_{1ox} \cdot \sqrt{\Phi_z - V_{beeff}} - K1 \cdot \sqrt{\Phi_z}\right) \sqrt{1 + \frac{LPEB}{L_{eff}}} - K_{2ox}V_{bzeff} \\ &+ K_{1ox} \left(\sqrt{1 + \frac{LPE0}{L_{eff}}} - 1\right) \sqrt{\Phi_z} + \left(K3 + K3B \cdot V_{bzeff}\right) \frac{TOXE}{W_{eff}' + W0} \Phi_z \\ &- 0.5 \cdot \left[\frac{DVT0W}{\cosh\left(DVT1W \frac{L_{eff}''W_{eff}'}{l_{box}}\right) - 1} + \frac{DVT0}{\cosh\left(DVT1\frac{L_{eff}'}{l_{1}}\right) - 1}\right] \left(V_{bi} - \Phi_z\right) \\ &- \frac{0.5}{\cosh\left(DSUB \frac{L_{eff}}{l_{10}}\right) - 1} \left(ETA0 + ETAB \cdot V_{bzeff'}\right) \cdot V_{dz} - nv_t \cdot \ln\left(\frac{L_{eff'}}{L_{eff'} + DVTP0.(1 + e^{-DVTP1V_{2s}})}\right) \\ &- \left(DVTP5 + \frac{DVTP2}{L_{eff'}^{DVTP3}}\right) \cdot \tanh(DVTP4 \cdot V_{ds}) \\ & \text{ITT Kanpur} \end{split}$$

Surface Mobility



- Scattering mechanisms
 - Phonon scattering
 - Coulomb scattering
 - Interface roughness scattering

Surface Mobility

• Mobility is a function of the average of the fields at the bottom and the top of the inversion charge layer, *E_b* and *E_t*.

From Gauss's Law, $\mathbf{E}_b = -Q_{dep}/\varepsilon_s$

$$V_g = V_{fb} + \psi_s + V_{ox} \implies V_t = V_{fb} + \phi_{st} - Q_{dep} / C_{oxe}$$

Therefore, $\mathbf{E}_{b} = \frac{C_{oxe}}{\varepsilon_{c}} (V_{t} - V_{fb} - \phi_{st})$

$$= -(Q_{dep} + Q_{inv}) / \varepsilon_s$$

$$= \mathbf{E}_b - Q_{inv} / \varepsilon_s = \mathbf{E}_b + \frac{C_{oxe}}{\varepsilon_s} (V_{gs} - V_t)$$

 $=\frac{C_{oxe}}{\varepsilon_{s}}(V_{gs}-V_{fb}-\phi_{st})$

NMOS with n+ poly-Si gate $V_{fb}\approx$ -0.5 and $\psi_{st}\approx$ 0.4 Yogesh S. Chauhan, IIT Kanpur $\approx \frac{C_{oxe}}{2\varepsilon_s} (V_{gs} + V_t + 0.2 \text{ V})$ $= \frac{V_{gs} + V_t + 0.2 \text{ V}}{2\varepsilon_s}$

 $6T_{oxe}$

Gate

P-body

бь

 $\therefore \frac{1}{2} (\mathbf{E}_b + \mathbf{E}_t) = \frac{C_{oxe}}{2\varepsilon_s} (V_{gs} + V_t - 2V_{fb} - 2\phi_{st})$

Ν

 T_{oxe}

♦ W_{dmax}

12/3/2014

18

Ν

Universal Surface Mobilities



Mobility Modeling in BSIM4

mobMod = 0

$$\mu_{df} = \frac{U0 \cdot f(L_{df})}{1 + (UA + UCY_{head}) \left(\frac{V_{gasd} + 2V_{s}}{TOXE}\right)^{2} + UB \left(\frac{V_{gasd} + 2V_{s}}{TOXE}\right)^{2} + UB \left(\frac{V_{s} \cdot TOXE}{V_{gasd} + 2\sqrt{V_{s}^{2} + 0.0001}}\right)^{2}}$$

$$mobMod = 1$$

$$\mu_{df} = \frac{U0 \cdot f(L_{df})}{1 + \left[UA \left(\frac{V_{gasd} + 2V_{s}}{TOXE}\right)^{2}\right] \left(1 + UC \cdot V_{head}\right) + UD \left(\frac{V_{s} \cdot TOXE}{V_{gasd} + 2\sqrt{V_{s}^{2} + 0.0001}}\right)^{2}}$$

$$mobMod = 2$$

$$\mu_{df} = \frac{U0 \cdot f(L_{df})}{1 + \left(UA + UC \cdot V_{head}\right) \left[\frac{V_{gasd} + C_{0} \cdot (TTHO - VEB - 0_{1})}{TOXE}\right]^{2}} + UD \left(\frac{V_{s} \cdot TOXE}{V_{gasd} + 2\sqrt{V_{s}^{2} + 0.0001}}\right)^{2}}$$

$$(5.8)$$

$$E_{eff} = \frac{V_{gs} - Vt + 2V_{t}}{6T_{oxe}}$$

$$E_{eff} = \frac{V_{gsteff} + 2V_{t}}{6T_{oxe}}$$

$$E_{eff} = \frac{V_{gsteff} + 2V_{t}}{6T_{oxe}}$$

$$(5.8)$$

$$E_{eff} = \frac{V_{gsteff} + 2V_{t}}{6T_{oxe}}$$

$$E_{eff} = \frac{V_{gsteff} + 2V_{t}}{6T_{oxe}}$$

 $f(L_{eff}) = 1 - UP \cdot \exp \left| -\frac{L_{eff}}{LP} \right|$ Yogesh S. Chauhan, IIT Kanpur

12/3/2014

Current in subthreshold region

- Subthreshold conduction
 - Transistor is in depletion
- Surface potential is determined by depletion under the gate, which is constant everywhere ($\psi_S \approx \psi_{sa}$).

$$\Psi_{sa} \approx \Psi_{sa} = \left(-\frac{\gamma}{2} + \sqrt{\frac{\gamma^2}{4} + V_{GB} - V_{FB}}\right)^2$$

$$Q_{I}^{'} = -\frac{\sqrt{2q\varepsilon_{s}N_{A}}}{2\sqrt{2\phi_{f}} + V_{CB}^{'}} \left(\phi_{t}e^{\frac{V_{GC} - V_{M}}{n\phi_{t}}}\right)$$



Current in subthreshold region

• Integrating from source to drain,

L

$$\int_{0}^{0} I_{ds}(x) dx = \int_{0}^{0} \mu_{eff} \cdot W \cdot Q_{i} \cdot dV_{CE}$$
$$I_{ds} = \mu_{eff} \frac{W}{L} \int_{V_{SB}}^{V_{DB}} Q_{i} \cdot dV_{CB}$$

$$I_{ds} = \mu_{eff} \frac{W}{L} \int_{V_{SB}}^{V_{DB}} \left(\frac{\sqrt{2q\varepsilon_s N_A}}{2\sqrt{2\phi_f + V_{CB}'}} \phi_t \left(e^{\frac{V_{GB} - V_{CB} - V_{TH}}{n\phi_t}} \right) \right) \cdot dV_{CB}$$

$$I_{ds} = I_0 \begin{pmatrix} \frac{V_{GS} - V_{TH}}{n\varphi_t} & \frac{V_{GD} - V_{TH}}{n\varphi_t} \\ \frac{V_{23/2014}}{12/3/2014} \end{pmatrix} \longrightarrow \begin{bmatrix} I_{ds} = I_0 e^{\frac{V_{GS} - V_{TH}}{n\varphi_t}} \\ I_{ds} = I_0 e^{\frac{V_{GS} - V_{TH}}{n\varphi_t}} \\ \frac{V_{23/2014}}{1 - e^{\frac{V_{23}}{n\varphi_t}}} \end{bmatrix}_{22}$$

Current in subthreshold region

$$I_{ds} = I_0 e^{\frac{V_{GS} - V_{TH}}{n\varphi_t}} \left(1 - e^{-\frac{V_{DS}}{n\varphi_t}} \right)$$



Note – V_{TH} is a function of body bias.
 – If V_B increases in negative direction, V_{TH} increases.

$$V_{TH} = V_{T0} + \gamma \left(\sqrt{\phi_0 + V_{SB}} - \sqrt{\phi_0} \right)$$

Subthreshold slope

• It is defined as the amount of gate voltage required to change the gate current by 1-decade.



Drain Current and Q_{inv} in MOSFET



$$Q_{I}^{'} = -C_{ox}^{'} (V_{GC} - V_{TH}) = -C_{ox}^{'} (V_{GC} - V_{t0} - \alpha V_{cb})$$

•
$$Q_{inv} = -C_{ox}(V_{gs} - V_{cs} - V_{t0} - \alpha (V_{sb} + V_{cs}))$$

• $-C_{ox}(V_{gs} - V_{cs} - V_{t0} - \alpha (V_{sb} + V_{cs})) - \alpha V_{sb}$

•
$$= -C_{ox}(V_{gs} - V_{cs} - (V_{t0} + \alpha V_{sb}) - \alpha V)$$

•
$$Q_{inv} = -C_{ox}(V_{gs} - mV_{cs} - V_t)$$

- $m \equiv 1 + \alpha = 1 + 3T_{oxe}/W_{dmax} \approx 1.2$
 - m is called the body-effect factor or bulk-charge factor.

Channel voltage $V_c = V_s$ at x = 0 and $V_c = V_d$ at x = L.

CS

Drain Current Calculation

Now,

$$I_{ds} = WC_{oxe}(V_{gs} - mV_{cs} - V_t)\mu_{ns}dV_{cs}/dx$$

Integrating the above equation over the channel length L, gives the current voltage relation as follows:

$$\int_{0}^{L} I_{ds} dx = W C_{oxe} \mu_{ns} \int_{0}^{V_{ds}} (V_{gs} - m V_{cs} - V_{t}) dV_{cs}$$

$$I_{ds}L = WC_{oxe}\mu_{ns}(V_{gs} - V_t - mV_{ds}/2)V_{ds}$$

$$I_{ds} = \mu_{ns} C_{oxe} \frac{W}{L} \left(V_{gs} - V_t - \frac{m}{2} V_{ds} \right) V_{ds}$$

I-V characteristics



I-V characteristics

What happens at $V_{ds} = V_{dsat}$ & why I_{ds} remains constant beyond V_{dsat}

At $V_{ds}=V_{dsat}$, Q_{inv} near the drain end of the channel becomes zero ! i.e. Pinch off. $I_{ds} = WQ_{inv}\mu_{ns}E$ (Large *E* and and negligible Q_{inv}) At $V_{ds} > V_{dsat}$, A very short region near the drain end where the $Q_{inv} = 0$, a very high electric field exist due to the drop of the additional $V_{ds} - V_{dsat}$.

Velocity Saturation

- At low *E*
- The inversion-layer electron velocity saturates at high field





 $v = \mu_{ns} E$

Velocity Saturation and I-V Model



Velocity Saturation and I-V Model

• If L is large then $\frac{V_{ds}}{L\xi_{sat}}$ will be negligible, then:

$$I_{ds} = \frac{W}{L} C_{oxe} \mu_s (V_{gs} - V_t - \frac{m}{2} V_{ds}) V_{ds}$$

It is called the long channel I-V model

 $1 + \frac{v_{ds}}{L\xi} > 1$

• Effect of *velocity saturation* on I_{ds}:

$$I_{ds} = (\text{Long channel } I_{ds}) / (1 + \frac{V_{ds}}{L\xi_{sat}})$$

• In short channel devices

Velocity Saturation and I-V Model

• Drain current for $V_{ds} \ge V_{dsat}$

$$I_{dsat} = \frac{W}{2mL} C_{oxe} \mu_{ns} \frac{\left(V_{gs} - V_{t}\right)^{2}}{1 + \frac{V_{gs} - V_{t}}{m\xi_{sat}L}} = Long \text{ channel } I_{dsat} / \left(1 + \frac{V_{gs} - V_{t}}{m\xi_{sat}L}\right)$$

Very short channel case:

$$E_{sat}L \ll V_{gs} - V_{t}$$

$$I_{dsat} = Wv_{sat}C_{oxe} \left(V_{gs} - V_{t} - mE_{sat}L\right)$$

$$I_{dsat} \approx W v_{sat} C_{oxe} \left(V_{gs} - V_{t} \right)$$

• I_{dsat} is proportional to $V_{gs} - V_t$ rather than $(V_{gs} - V_t)^2$,

•Not as sensitive to *L* as than long channel case $(\propto 1/L)$.

Long channel case:

$$E_{sat}L >> V_{gs} - V_t$$

$$I_{dsat} \approx \frac{W}{2mL} C_{oxe} \mu_{ns} (V_{gs} - V_t)^2$$

I-V Characteristics

• Long Channel $L = 2.0 \,\mu\text{m}$ $V_{gs} = 2.5 \,\text{V}$ $V_t = 0.7 \,\text{V}$

Short Channel



I-V Characteristics



Compact Modeling is Art based on Science

Smoothing function and I-V Model

- Smoothing function is required for a smooth transition between two functions.
 - This stems from the need to have a single equation valid in all regions of operation.
- BSIM3 introduced use of smoothing functions to get single equation valid in all regions of biases.
 - This gave continuous and smooth I-V and C-V making it popular model for analog design.
Linear to Saturation transition

• First generation SPICE models used this kind of equation,



Linear to Saturation transition

- For numerical robustness, the derivatives of arbitrary order must be continuous at all voltage values of interest. This property is sometimes referred to as ∞-differentiability.
- Single equation approach used in BSIM3. Define an effective drainsource bias V_{DSeff},

 $V_{DS,eff} = V_{DS,sat} - \frac{1}{2} \left(V_{DS,sat} - V_{DS} - \Delta + \sqrt{(V_{DS,sat} - V_{DS} - \Delta)^2 + 4\Delta V_{DS,sat}} \right)$

- $V_{DS} \ll V_{DS,sat}, V_{DS,eff} \approx V_{DS}$ • For $V_{DS} \gg V_{DS,sat}, V_{DS,eff} \approx V_{DS,sat}$
- Drain current equation becomes $(V_{GS} > V_T)$,
- $I_D = \frac{W}{L} \mu C'_{ox} \left[(V_{GS} V_T) V_{DS,eff} \frac{m}{2} V_{DS,eff}^2 \right] \frac{\overline{V_{DSeff}(V_{DS},2,0.01)}}{\underline{V_{DSeff}(V_{DS},2,0.11)}}$
- Derivatives are continuous.

 $\begin{array}{c|c} & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & &$

VDS

Sub-threshold to strong inversion transition

- For $V_{GS} \ll V_T$,
 - $I_D = I_0 e^{\frac{(V_{GS} V_T V_{off})}{nkT/q}} \begin{bmatrix} 1 e^{-\frac{V_{DS}}{kT/q}} \end{bmatrix}$ - This is not valid in strong inversion. It leads to excessively high current for $V_{GS} \gg V_T$
- For $V_{GS} \gg V_T$

$$I_D = \frac{VV}{L} \mu C'_{ox} \left[(V_{GS} - V_T) V_{DS,eff} - \frac{m}{2} V_{DS,eff}^2 \right]$$

- This is not valid in sub-threshold and leads to negative current for $V_{GS} < V_T$

• First method – Single equation:

$$I_D = I_{D,sub} + I_{D,inv}$$

• Good enough for Digital applications, but the derivatives are discontinuous making it unsuitable for Analog cases.



Sub-threshold to strong inversion transition

 $log(I_D)$

real

- Second method Single equation: Use effective $V_{GS} V_T$ as
 - $V_{GST,eff} = \frac{\frac{2nkT}{q}ln\left[1 + \exp\left(\frac{V_{GS} V_T}{2nkT/q}\right)\right]}{1 + 2n\left[exp\left(-\frac{V_{GS} V_T 2V_{off}}{2nkT/q}\right)\right]}$
- *n* is the ideality factor and lies between 1 and 2.
- V_{off} is a parameter for fringing from width side. Assume $V_{off}=0$ for further analysis.
- For $V_{GS} \gg V_T$, the exponential term inside ln() is larger than 1 making $V_{GST,eff} = V_{GS} V_T$
- For $V_{GS} \ll V_T$,

$$V_{GST,eff} \approx \frac{kT}{q} exp\left(\frac{V_{GS} - V_T}{nkT/q}\right)$$

model

Single equation for drain current

- Use $V_{DS,sat} = \frac{V_{GST,eff} + 2kT/q}{\ll 2kT/q}$, where 2kT/q is added for numerical stability when $V_{GST,eff} \ll 2kT/q$. We have written ID as follows valid from linear to saturation- $I_{D} = \frac{W}{L} \mu C'_{ox} \left[(V_{GS} - V_{T}) V_{DS,eff} - \frac{m}{2} V_{DS,eff}^{2} \right]$ $I_D = \frac{W}{I} \mu C'_{ox} \left[V_{GST,eff} - \frac{m}{2} V_{DS,eff} \right] V_{DS,eff}$ Now drain current becomes, $I_{D} = \frac{W}{L} \mu C'_{ox} \left[V_{GST,eff} - \frac{m}{2} V_{DS,eff} \frac{V_{GST,eff}}{V_{GST,eff} + 2kT/q} \right] V_{DS,eff}$ $I_D = \frac{W}{L} \mu C'_{ox} V_{GST,eff} \left[1 - \frac{m}{2} \frac{V_{DS,eff}}{V_{CST,eff} + 2kT/a} \right] V_{DS,eff}$
- This is valid for all V_{gs} and V_{ds} .

Terminal Charges and Charge Partition

- AC and Transient simulation need capacitances.
- Quasi-static approximation

 The Channel charge is assumed to respond instantaneously to any change in the bias voltage.
- From Q'_i , we need to find Q_G , Q_B , Q_S and Q_D .



Total inversion charge

- Before delving into Q_G , Q_S and Q_D . Let us find the total inversion charge in the channel, Q_i .
- The charge per unit area, Q'_I , is given as $Q'_I = -C'_{0x}(V_{GS} - V_T - mV_{CS}(x))$

• We need to know $V_{CS}(x) = ?$



Total inversion charge

• The charge per unit area, Q'_I , is given as $Q'_I = -C'_{ox}(V_{GS} - V_T - mV_{CS}(x))$ $Q'_I = -C'_{ox}V_{GST,eff}\sqrt{1 - \frac{x}{L}(1 - \alpha)^2}$ • Thus total inversion charge $Q_I = -WC'_{ox}\int_0^L V_{GST,eff}\sqrt{1 - \frac{x}{L}(1 - \alpha^2)}dx$

• Total inversion charge

$$Q_I = -\frac{2}{3} WLC'_{ox} V_{GST,eff} \frac{1 + \alpha + \alpha^2}{1 + \alpha}$$

Source-Drain charge partitioning

- We know, $Q_I = Q_S + Q_D$ but not the exact share of each.
- The assignment of the channel charge to the source and drain charges is called *charge partition*.
- Charge partitioning
 - 50/50 partition: Arbitrarily assign 50% of Q_I to Q_S and 50% to Q_D . This is valid only when V_{DS} is small. For $V_{DS} \sim 0$, MOSFET is symmetrical and $Q_S \sim Q_D \sim Q_I/2$.
 - 0/100 partition: This is based on the logic that in saturation, the pinch off region implies that $Q_D = 0$, which is actually not correct.
 - 40/60 partition: This is a more physical distribution of charges.
 One should note that the charge distribution under this scheme is 40/60 only in saturation. However this partition scheme is valid in all regions.

Source-Drain charge

• Ward-Dutton partitioning scheme

$$Q_D = W \int_0^L \frac{x}{L} Q_I' dx, Q_S = W \int_0^L \left(1 - \frac{x}{L}\right) Q_I' dx$$

• Drain charge

$$Q_{D} = W \int_{0}^{L} \frac{x}{L} Q_{I}' dx = -W C_{ox}' V_{GST,eff} \int_{0}^{L} \frac{x}{L} \sqrt{1 - \frac{x}{L}(1 - \alpha^{2})} dx$$
$$Q_{D} = -\frac{2}{15} W L C_{ox}' V_{GST,eff} \frac{3\alpha^{3} + 6\alpha^{2} + 4\alpha + 2}{(1 + \alpha)^{2}}$$

• Similarly, $Q_{S} = W \int_{0}^{L} \left(1 - \frac{x}{L}\right) Q_{I}' dx = -\frac{2}{15} W L C_{ox}' V_{GST,eff} \frac{2\alpha^{3} + 4\alpha^{2} + 6\alpha + 3}{(1 + \alpha)^{2}}$

Ref.: S.-Y. OH, D. E. WARD and, A. W. DUTTON, "Transient Analysis of MOS Transistors," IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-15, NO. 4, AUGUST 1980.

Gate and Bulk charge

 Total gate charge $Q_{G} = WLC'_{ox} \left[\frac{V_{GST,eff}}{m} \left\{ (m-1) + \frac{2}{3} \cdot \frac{1+\alpha+\alpha^{2}}{1+\alpha} \right\} \right]$ $+ 2(m-1)(2\phi_F - V_{BS})$ • Finally Bulk charge, $Q_B = -(Q_G - Q_I)$ Capacitance $C_{mn} = \frac{\partial Q_m}{\partial V_n}$

Charge and Capacitance plots



Real Device Effects



Parasitic Source-Drain Resistance

• The main effect of the parasitic resistance is that V_{gs} in the I_{ds} equations is reduced by $R_s \cdot I_{ds}$



High-Frequency performance



Gate-Electrode Resistance



Multi-finger layout greatly reduces the gate electrode resistance

$$R_{g-electrode} = \rho W / 12T_g L_g N_f^2$$

 $\rho : resistivity of gate material, W_f : width of each gate finger, T_g : gate thickness, L_g : gate length, N_f : number of fingers.$

Bulk MOSFET

- Drain current in MOSFET (ON operation)
 I_{ON} = µ W/L C_{ox} (V_{DD} - V_{TH})²

 Drain current in MOSFET (OFF operation)
- Drain current in MOSFET (OFF operation) $I_{OFF} \propto 10^{\left(\frac{V_{GS} - V_{TH}}{S}\right)}$
- Desired

- $C_{ox} = \varepsilon_{ox}/t_{ox} = oxide cap.$ S – Subthreshold slope
- High I_{ON} ($\downarrow L$, $\uparrow Cox$, $\uparrow V_{DD}$ - V_{TH})
- Low I_{OFF} ($\uparrow V_{TH}$, $\uparrow S$)

Technology Scaling

- Each time the minimum 10 µm ...10 µm (1971) e.g. Intel 8008 Red light (700 nm wavelength) line width is reduced, we say that a new 3 µm (1975) e.g. Intel 8088 technology node is .5 µm (1982) e.g. Intel 80286 introduced. um (1985) e.g. Intel 80386 1 µm 800 nm (1989) e.g. P5 Pentium 60 MHz
- Example: 90 nm, 65 nm, 45 nm
 - Numbers refer to the minimum metal line width.
 - Poly-Si gate length may be even smaller. 12/3/201



Technology Scaling

- Scaling At each new node, all geometrical features are reduced in size to 70% of the previous node.
- Reward Reduction of *circuit size by half*. (~50% reduction in area, i.e., $0.7 \times 0.7 = 0.49$.)
 - Twice number of circuits on each wafer
 - Cost per circuit is reduced significantly.
- Ultimately Scaling drives down the cost of ICs.

Scaling and Moore's Law

Number of components per IC function will double every two years – April 19, 1965 (Electronics Magazine)
Shorthand for rapid technological change!



Threshold Voltage Roll-Off





Vt decreases at very small Lg. It determines the minimum acceptable Lg because loff is too large when Vt becomes too low or too sensitive to Lg.

57

Togesn S. Chauhan, IIT Kanpur

Source: Chenming Hu – Modern Semiconductor Devices for Integrated Circuits

Channel Length Modulation





Source : www.intel.com

12/3/2014

Yogesh S. Chauhan, IIT Kanpur

Wasn't that smooth ride?

• Where is the bottleneck?

$$I_{ON} = \mu \frac{V}{L} C_{ox} (V_{DD} - V_{TH})^2$$

W

- V_{TH} can't be decreased why?
- Subthreshold slope gets worse!

Thin Depletion Layer - Problem



Q_G = Q_i+Q_b Charge sharing

Short Channel – Big Problem



MOSFET becomes "resistor" at small L.

Chenming Hu, "Modern Semiconductor Devices for ICs" 2010, Pearson

Making Oxide Thin is Not Enough



Gate cannot control the leakage current paths that are far from the gate.

What can we do?





May 4, 2011 The New York Times Front Page

• Intel will use 3D FinFET at 22nm

• Most radical change in decades

• There is a competing SOI technology

The New York Eimes Science WORLD U.S. N.Y. / REGION BUSINESS TECHNOLOGY SCIENCE HEALTH SPORTS OPINION ENVIRONMENT SPACE & COSMOS Intel Increases Transistor Speed by Building Upward

By JOHN MARKOFF Published: May 4, 2011

HILLSBORO, Ore. — Intel announced on Wednesday that it had again found a way to make computer chips that could process information more quickly and with less power in less space.



Intel's new transistors have tiny pillars, or fins, that rise above the chip's surface.

The transistors on computer chips whether for PC's or smartphones have been designed in essentially the same way since 1959 when Robert Noyce, Intel's co-founder, and Jack Kilby of <u>Texas Instruments</u> independently invented the first integrated circuits that became the basic building block of electronic devices in the information age.

One Way to Eliminate Si Far from Gate **Thin body controlled Gate Length** By multiple gates. Gate Drain Source Gate Drain **FinFET body Fin Height** is a thin Fin. **Fin Width** N. Lindert et al., DRC paper II.A.6, 2001

40nm FinFET – 1999 30nm Fin allows 2.7nm SiO2 & undoped body

ridding random dopant fluctuation



X. Huang et al., IEDM, p. 67, 1999

Yogesh S. Chauhan, IIT Kanpur

Introduced New Scaling Rule Leakage is well suppressed if Fin thickness < Lg

10nm Lg AMD 2002 IEDM 5nm Lg TSMC 2004 VLSI

3nm Lg KAIST 2006 VLSI



Two Improvements Since 1999

2002 FinFET with thin oxide on Fin top

F.L.Yang et al. (TSMC) 2002 IEDM, p. 225.

2003 FinFET on bulk substrate

T. Park et al. (Samsung) 2003 VLSI Symp. p. 135.



State-of-the-Art 14nm FinFET

42 nm

Transistor Fin Improvement



BSIM Family of Compact Device Models



BSIM-CMG and **BSIM-IMG**

- Berkeley Short-channel IGFET Model
- First industry standard SPICE model for IC simulation
- Used by hundreds of companies for IC design since 1997

• **BSIM FinFET model** became industry standard in March 2012

It's Free
Common-Multi-Gate Modeling

• Common Multi-gate (BSIM-CMG):

- All gates tied together



- Surface-potential-based core I-V and C-V model

Supports double-gate, triple-gate, quadruple-gate, cylindrical-gate; Bulk and SOI substrates



n+

٧

Body Doping

 Surface potential obtained by solving the 1D Poisson's equation

• 🔒

 $q\varphi_B$

Inversion Carriers



 qV_{ch}



qn;

ε_{si}

n+

 V_{d}

N_A

BSIM-CMG Model

• Drain current derived from drift-diffusion

 $\mathrm{Id} = \mu rac{W_{eff}}{L} \left| rac{Q_i^2}{2C_{ox}} + 2\,\mathrm{V_t}\,\mathrm{Q_i} - \mathrm{V_t}\cdot(5\mathrm{C_{Si}}\mathrm{V_t} + \mathrm{Q_B})\,\ln\left(5\mathrm{V_t}\mathrm{C_{Si}} + \mathrm{Q_B} + \mathrm{Q_i}
ight)
ight|_{L}$



Yogesh Standard UCB Ph.D. Thesis

BSIM-CMG Global fitting with 30nm–10µm FinFETs



Modeling of Germanium FinFETs @10nm

- Ge FinFET may be used in 10nm node for better P-FinFET.
- Industry standard BSIM FinFET model can now model Ge FinFET.
- Early availability of a unified Si/Ge FinFET model facilitates technology-circuits co-development.

Modeling of Germanium FinFETs @10nm



50

30

-1.0

-0.8

-0.6

Gate Voltage (V)

- Due to the lower *m*^{*} of holes in Ge the charge-centroid is farther away from the oxide interface resulting in a weaker SR scattering.
- Ge mobility has a weaker dependence on E_{eff} up-to ~0.5 MV/cm as the impact of SR scattering is only seen at much higher E_{eff} in Ge as compared to Si.

S. Khandelwal et. al., "Modeling 20nm Germanium FinFET with the Industry Standard FinFET Model", IEEE Electron Device Letters, July 2014.

0.0

-0.2

-0.4

Modeling of InGaAs FinFET @10nm



S. Khandelwal et. al., "InGaAs FinFET Modeling Using Industry Standard Compact Model BSIM-CMG", Workshop on Compact4Modeling, Washington D.C., USA, June 2014 Chauhan, IIT Kanpur 79

Transistor Pathway



Si/Ge Gate All Around (GAA) Vertical or Horizontal

Improved electrostatics

- Precision etch and CMP
- Scaled metals
- High Aspect Ratio ALD

III-V FinFET

Improved mobility

- Epi structure
- III-V gate interface
- New material CMP

Vertical TFET

Improved SS

- Epi structure
- Multi-pass CMP
- Precision etch & CM^{PP}

FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard

FinFET Modeling for IC Simulation & Design

Using the BSIM-CMG Standard



Yogesh Singh Chauhan Darsen Lu Sriramkumar Venugopalan Sourabh Khandelwal Juan Pablo Duarte Navid Paydavosi Ali Niknejad Chenming Hu



Chapters

- 1. FinFET- from Device Concept to Standard Compact Model
- 2. Analog/RF behavior of FinFET
- 3. Core Model for FinFETs
- 4. Channel Current and Real Device Effects
- 5. Leakage Currents
- 6. Charge, Capacitance and Non-Quasi-Static Effect
- 7. Parasitic Resistances and Capacitances
- 8. Noise
- 9. Junction Diode Current and Capacitance
- 10. Benchmark tests for Compact Models
- 11. BSIM-CMG Model Parameter Extraction
- 12. Temperature Effects

Chau<mark>han, IIT Kanpur</mark>

Acknowledgement

• My students TEXAS NSTRUMENTS **BSIM** team Berkeley **CMC** members JMC (intel) Graphics IEM **GLOBAL**FOUNDRIES[®] cādence[™] Synopsys[®] Devices