



GaN HEMT Characterization and Modeling using ASM-HEMT

Ahtisham Pampori and Yogesh S. Chauhan Nanolab, Department of Electrical Engineering IIT Kanpur, India Email: <u>chauhan@iitk.ac.in</u> Homepage – <u>http://home.iitk.ac.in/~chauhan/</u>

Contents



Contents







Nanolab: Characterization and Modeling Capabilities

- About Nanolab

- Hardware Capabilities

- EDA Capabilities

About Nanolab: Some Stats

Funding

- Government Agencies
- Industry Partners
- Compact Model Coalition (CMC)

					Publica	ations
	2020	2019	2018	2017	2016	2015
Books		1				1
Journal	16	14	20	19	18	9
Conference	9	15	19	11	30	30



Current Members

- Postdoc 5
- Ph.D. 27
- Ten PhDs graduated

About Nanolab: Collaborations



About Nanolab: Areas of Research



Atomistic Simulation

Strong compute and storage infrastructure for atomistic simulations - paving the way for first principle studies of materials. Research topics include materials like VO2, V2O5, black phosphoros, TMDs like MoS2, phosphorene, borophene among many others.



SPICE/Compact Modeling

Strong collaboration with the industry in terms of model development. Working closely with UC Berkeley to maintain and develop the BSIM standard models. Out ASM-HEMT model for GaN-HEMTs was recently recognized as an industry standard by the Compact Model Coalition (CMC)



DC and RF Device Characterization

State-of-the-art equipment for DC and RF characterization of packaged and on-wafer devices. High power measurement capabilities coupled with pulsed IV/RF and load pull systems allow for characterizations of higher level circuits like power amplifiers.



RF Circuit Design

Hardware and software capabilities to design and implement prototypes for RF circuits. Power Amplifier and Low Noise Amplifier design using advanced device technologies.

Hardware Capabilities I





Keysight Semiconductor Device Analyzer (B1500A) Measurement capabilities:

- IV, CV, pulse/dynamic IV range of $0.1 \text{ fA} 1 \text{ A} / 0.5 \mu \text{V} 200 \text{ V}$
- Evaluation of devices, materials, semiconductors, active/passive components
- AC capacitance measurement in multi frequency from 1 kHz to 5 MHz
- Pulsed IV measurement min 10 ns gate pulse width with 2 ns rise and fall times with 1 µs current measurement resolution

Maury Microwaves/ AMCAD AM3221

- Bipolar ±25V/ 1A (gate) and high-voltage 250V/ 30A (drain) models
- Pulse widths down to 200ns
- Synchronized pulsed S-parameter measurements
- Connect systems in series for synchronizing 3+pulsed channels
- Long pulses into the tens and hundreds of seconds for trapping and thermal characterization

Hardware Capabilities II



Keysight ENA (E5071C) 100KHz to 8.5 GHz

- 9 kHz to 4.5/ 6.5/ 8.5/ 14/ 20 GHz
- 2- or 4-port, 50-ohm, S-parameter test set
- Improve accuracy, yield and margins with wide dynamic range 130 dB, fast measurement speed 8ms and excellent temperature stability 0.005 dB/ °C



Keysight PNA-X (N5244A) 10 MHz to 43.5 GHz

- High Frequency Device Characterization (Microwave Network Analyzer)
- 100 Khz to 8.5 GHz and 10 MHz to 43.5 GHz
- 2-port and 4-ports with two built-in sources
- High output power (+16 dBm)
- Best dynamic accuracy: 0.1 dB compression with +15 dBm input power at the receiver
- Low noise floor of 111 dBm at 10 Hz IF bandwidth

Hardware Capabilities III

Keysight Power Device Characterization System: B1505

- Power device characterization up to 1500 A & 10 kV
- Medium current measurement with high voltage bias (e.g. 500 mA at 1200 V)
- $\mu\Omega$ on-resistance measurement capability
- Accurate, sub-picoamp level, current measurement at high voltage bias
- Fully automated Capacitance measurement at up to 3000 V of DC bias
- High power pulsed measurements down to 10 μs
- High voltage/ high current fast switch option to characterize GaN current collapse effect
- Fully automated thermal testing from -50 °C to +250 °C





Keysight N8975B Noise Figure Analyzer

- Frequency range 10 MHz to 26.5 GHz in a one-box solution
- Includes Spectrum Analyzer and IQ Analyzer (Basic) modes
- SNS series noise source <u>N4002A</u>
- U7227C 100 MHz to 26.5 GHz External USB Preamplifier included

Load Pull Characterization

Maury Load Pull Characterization system

- A fundamental passive load pull system capable of performing load pull characterization up to 15W.
- XT982GL01 0.6 to 18 GHz Load tuner
- Plan to expand to a 3 harmonic hybrid load pull system soon.



EDA Capabilities



Contents







An introduction to ASM -HEMT

About ASM-HEMT and its core
Extraction flow

Other models incorporated into the core
Geometric Scaling

A brief history of HEMT models

FET Models	Approx. Number of Parameters	Electrothermal (Rth-Cth) Model	Geometry Scalability Built-In	Original Device Context
Curtice3 [12]	59	No	No	GaAs MESFET
Motorola Electrothermal (MET) [25]	62	Yes	Yes	LD MOSFET
CMC (Curtice/ Modelithics/Cree) [26]	55	Yes	Yes	LD MOSFET
BSIMSOI3 [24]	191	Yes	Yes	SOI MOSFET
CFET [5]	48	Yes	Yes	HEMT
EEHEMT [13]	71	No	Yes	HEMT
Angelov [14]	80	Yes	No	HEMT/MESFET
Angelov GaN [11]	90	Yes	No	HEMT
Auriga [4]	100	Yes	Yes	HEMT

Various classes of compact models



Advanced SPICE Model for GaN HEMTs (ASM-HEMT)



www.iitk.ac.in/ asm

ASM-HEMT Team



ASM-HEMT: Summary



ASM-HEMT: Core Model



Parameter	Description	Extracted Value			
V _{OFF}	Cutoff Voltage	-2.86 V			
N _{FACTOR}	Subthreshold Slope Factor	0.202			
C_{DSCD}	SS Degradation Factor	$0.325 V^{-1}$			
η_0	DIBL Parameter	0.117			
U ₀	Low Field Mobility	33.29 mm ² /Vs			
N _{SOACCS}	AR 2DEG Density	$1.9e + 17 / m^2$			
V _{SATACCS}	AR saturation velocity	157.6 <i>e</i> + 3 <i>cm/s</i>			
R_{TH0}	Thermal Resistance	22 Ω			

Core Model Parameters

Real Device Effects Incorporated into the Model

Core drain current expression

$$I_{ds} = \frac{\mu_{eff}}{\sqrt{1 + \theta_{sat}^2 \psi_{ds}^2}} \frac{W}{L} C_g N_f \left[V_{go} - \left(\frac{\psi_s + \psi_d}{2} \right) + V_{th} \right] \times \psi_{ds}$$

[1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Extraction Flow I



Extraction Flow II



[1]S. A. Ahsanet al., MOS-AK Workshop, Shanghai, [2016]

Extraction from Id - Vg curves



[1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Start with $I_d - V_q$ characteristics in the log scale

ETA0 – DIBL Parameter

NFACTOR – Sub-threshold slope parameter

CDSCD – Captures the drain voltage dependence on the subthreshold slope.

VOFF – Cut-Off Voltage

 $I_d - V_g$ characteristics in the linear scale

U0 - Low field mobility

UA, **UB** – Mobility degradation parameters

Extraction from Id - Vd curves



[1]S. A.Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

$I_d - V_d \text{ characteristics}$ VSAT - Velocity saturation parameter UA, UB - Mobility degradation parametersAccess Region Parameters extracted from $I_d - V_d$ characteristics: NS0ACCS(D) - 2DEG density in the access region. VSATACCS - Saturation velocity in the access region. U0ACCS(D) - Low field mobility in the access region.

U0ACCS(D) independently tunes the access region resistance around Vds = 0 and helps extract g_{ds} at that point.

Bias-dependent access region resistance model: Overview





$$I_{acc} = Q_{acc} \cdot v_s = Q_{acc} \cdot v_{sat} \cdot \frac{V_R / V_{Rsat}}{\left[1 + \left(\frac{V_R}{V_{Rsat}}\right)^{\gamma}\right]^{\frac{1}{\gamma}}}$$

$$R_{d/s} = \frac{V_R}{I_{acc}} = \frac{R_{d0/s0}}{\left[1 - \left(\frac{I_d}{I_{acc,sat}}\right)^{\gamma}\right]^{\frac{1}{\gamma}}}$$

$$I_{ds,acc} = \frac{R_{c}}{W \cdot N_{f}} + \frac{L_{acc}}{W \cdot N_{f} \cdot q \cdot N_{S0ACCS} \cdot U_{0ACCS}} \times \left(1 - \left(\frac{I_{ds}}{W \cdot N_{f} \cdot N_{S0ACCS} \cdot V_{SATACCS}}\right)^{2}\right)^{-1/2}$$



Nonlinear variation of source/ drain access resistances with Ids extracted from TCAD simulation and comparison with model.

[1] S. Ghosh et al., IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), [2016]

Bias-dependent access region resistance model: Results



Id - Vg and trans - conductance for the Toshiba power HEMT. Different slopes above Voff in gm - Vg: self-heating governs the first slope while velocity saturation in access region affects second slope.



Ids-Vds and reverse Ids -Vds fitting with experimental data. The non -linear Rs/d model shows correct behavior for the higher Vg curves in the Id - Vd plot; the S-P based model can accurately capture the reverse output characteristics.

[1] S. Ghosh et al., IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), [2016]

Bias-dependent access region resistance model: Temperature scaling

The temperature dependence of R $_{d/s}$ model is extremely important as it increases significantly with increasing temperature

Temperature dependence of 2 -DEG charge density in the drain or source side access region:

$$n_{s0}(T) = NS0ACC \cdot \left(1 - KNS0 \cdot \left(\frac{T}{TNOM} - 1\right)\right)$$

Temperature dependence of Saturation Velocity:

$$V_{sat}(T) = VSATACCS \cdot [1 + ATS(T - TNOM)]$$

Temperature dependence of electron Mobility:

$$\mu_{acc}(T) = U0ACC \cdot \left(\frac{T}{TNOM}\right)^{UTEACC}$$

[1] S. Ghosh et al., IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), [2016]



ASM-HEMT: Temperature scaling results



[1] S. Ghosh et al., IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), [2016] ASM-HEMT features a robust temperature scaling model which has been validated across a broad range of device temperatures.

$$V_{off,DIBL}(T) = V_{off,DIBL} - \left(\frac{T_{dev}}{T_{NOM}} - 1\right) \cdot \mathbf{KT1} + TRAPVOFF \\ \cdot vcap + voff_{trap}$$

$$U0(T) = U0 \cdot \left(\frac{T_{dev}}{T_{NOM}}\right)^{UTE}$$

$$VSAT(T) = VSAT \cdot \left(\frac{T_{dev}}{T_{NOM}}\right)$$



Geometric Scaling I

Charge Scaling

$$\begin{aligned} Q_g &= \frac{C_g L W}{V_{g0} - \psi_m + V_{tv}} [V_{g0}^2 + \frac{1}{3} (\psi_d^2 + \psi_s^2 + \psi_d \psi_s) - V_{g0} (\psi_d + \psi_s - V_{tv}) - V_{tv} \psi_m] \\ Q_d &= -\frac{C_g L W}{120 (V_{g0} - \psi_m + V_{tv})^2} [12 \psi_d^3 + 8 \psi_s^3 + \psi_s^2 (16 \psi_d - 5 (V_{tv} + 8 V_{g0})) \\ &+ 2 \psi_s (12 \psi_d^2 - 5 \psi_d (5 V_{tv} + 8 V_{g0}) + 10 (V_{tv} + V_{g0}) (V_{tv} + 4 V_{g0})) \\ &+ 15 \psi_d^2 (3 V_{tv} + 4 V_{g0}) - 60 V_{g0} (V_{tv} + V_{g0})^2 \\ &+ 20 \psi_d (V_{tv} + V_{g0}) (2 V_{tv} + 5 V_{g0})] \end{aligned}$$

Current Scaling

$$I_d = \frac{W}{L} \mu C_g (V_g 0 - \psi_m + V_{th}) \psi_{ds}$$

Where
$$\psi_m = (\psi_d + \psi_s)/2$$
, $\psi_d s = (\psi_d - \psi_s)$

Access Region Resistance Scaling

$$\begin{split} R_{source} = & \frac{RSC(T)}{W \cdot NF} + TRAPRS \cdot vcap \\ &+ \frac{LSG}{W \cdot NF \cdot q \cdot NS0ACCS(T) \cdot U0ACCS(T)} \\ &\cdot \left(1 - \left(\frac{I_{ds}}{I_{sat,source}}\right)^{MEXPACCS}\right)^{\frac{-1}{MEXPACCS}} \end{split}$$

where

 $I_{sat,source} = W \cdot NF \cdot NS0ACCS(T) \cdot VSATACCS(T)$

$$R_{drain} = \frac{RDC(T)}{W \cdot NF} + TRAPRD \cdot vcap + R_{trap}(T) + ron_{trap} + \frac{LDG}{W \cdot NF \cdot q \cdot NS0ACCD(T) \cdot U0ACCD(T)} + \frac{1}{W \cdot NF \cdot q \cdot NS0ACCD(T) \cdot U0ACCD(T)} \cdot \left(1 - \left(\frac{I_{ds}}{I_{sat,source}}\right)^{MEXPACCD}\right)^{\frac{-1}{MEXPACCD}}$$

where $I_{sat,drain} = W \cdot NF \cdot NS0ACCD(T) \cdot VSATACCS(T)$

Geometric Scaling II

Thermal Noise and Flicker Noise Scaling

$$S_{if}(f) = \frac{k_B T}{WL^2 f^{EF}} \frac{I_{DS}^2 K_r}{C_g^2} \Big[NOIAV_{th} C_g \left(\frac{1}{Q_{ch,d}} - \frac{1}{Q_{ch,s}} \right) \\ + (NOIA + NOIBV_{th} C_g) ln \left(\frac{Q_{ch,d}}{Q_{ch,s}} \right) \\ + (NOIB + NOICV_{th} C_g) (-Q_{ch,d} + Q_{ch,s}) + \frac{NOIC}{2} (Q_{ch,d}^2 - Q_{ch,s}^2) \Big]$$

$$S_{it} = \frac{4k_B T_{dev}}{I_D L_{eff}^2} \left(\mu_{eff,sat} W q C_g \right)^2 \left(V_{go}^2 \psi_{ds} + \frac{\psi_d^3 - \psi_s^3}{3} - V_{go} \left(\psi_d^2 - \psi_s^2 \right) \right)$$

Gate Current Scaling

$$\begin{split} I_{gs} &= W \cdot L \cdot NF \cdot \left[IGSDIO + \left(\frac{T_{dev}}{TNOM} - 1 \right) \cdot KTGS \right] \left[exp \left\{ \frac{V_{gs}}{NJGS \cdot K_B \cdot T_{dev}} \right\} - 1 \right] \\ I_{gd} &= W \cdot L \cdot NF \cdot \left[IGDDIO + \left(\frac{T_{dev}}{TNOM} - 1 \right) \cdot KTGD \right] \left[exp \left\{ \frac{V_{gd}}{NJGD \cdot K_B \cdot T_{dev}} \right\} - 1 \right] \end{split}$$

Contents







Modeling Power Devices using ASM - HEMT

Modeling DC
Modeling field plates
Model comparison with a mixed mode device

Modeling DC: Room Temperature Output Characteristics



Modeling DC: Room Temperature Reverse Output Characteristics



Modeling DC: Room Temperature Transfer Characteristics



Modeling DC: Room Temperature IV – Log Scale



Modeling DC: Output Characteristics @ T=-20°C


Modeling DC: Reverse Output Characteristics @ T=-20°C



Modeling DC: Transfer Characteristics @ T=-20°C

The model scales accurately to sub-zero temperatures.



Transfer Characteristics @ T=-20°C





(A) b



Transfer Characteristics (Log) @ T=-20°C

Derivative of Transconductance @ T= -20°C

Modeling DC: IV Characteristics @ T=100°C



Modeling DC: Reverse Output Characteristics @ T=150°C





Vg from -12 to 3 V @ 0.5V step

Reverse Output Characteristics @ 150°C Reverse Output conductance versus Vd @ 150°C

00

The model can accurately capture high temperature operation of the device. This is particularly important for power devices which generate a lot of heat.

Log Output Characteristics @ 150°C Derivative of reverse output conductance versus Vd @ 150°C





Modeling field plates: Structure



Field plates flatten out the peak in the electric field caused by the sudden drop in potential at the gate edge. TCAD showing field fluctuations leading to a distributed field inside the device.



A Gate Field Plate (GFP) and a Source Field Plate (SFP) structure modeled as transistors in series.





[1] S. A. Ahsan et al., IEEE Transactions on Electron Devices (Special Issue), [2017]

Modeling field plates: Trends w.r.t Drain Voltage



[1] S. A. Ahsan et al., IEEE Transactions on Electron Devices (Special Issue), [2017]

Field Plate Models: Trends w.r.t temperature



[1] S. A. Ahsan et al., IEEE Transactions on Electron Devices (Special Issue), [2017]

Mixed mode TCAD circuit using ATLAS



- Schematic for Mixed-mode simulation using the numerical GaN FP device generated in Atlas.
- The FP-HEMT is put as the DUT with7 V and 0
 V pulses of 1 MHz at gate.
- The pulse has a pulse-width of 480 ns 20 ns rise and fall times.
- Supply voltage of 50 V is chosen to capture the maximum effect of cross coupling capacitances on switching transients while an inductive load is put at the drain.

[1] S. A. Ahsan et al., IEEE Transactions on Electron Devices (Special Issue), [2017]

Voltage waveforms



Turn-on by switching applied gate signal from 7 V to 0 V (FP vs no FP)



Turn-on by switching applied gate signal from V to 0 V (Mixed-mode vs Model)

[1]S. A.Ahsan et al., IEEE Transactions on Electron Devices (Special Issue), [2017]

The model accurately predicts drain overshoots due to LC ringing, Miller plateaus due to accurate prediction in sharing of the gate drive current to charge Cgs and Cgd and the associated gate - drain charge, and the damping of the oscillations.



Turn-off by switching applied gate signal from 0 V to 7 V, keeping applied drain voltage fixed at 50 V (FP vs No FP)



Turn-off by switching applied gate signal from 0 V to 7 V, keeping applied drain voltage fixed at 50 V (Mixed -mode vs Model)

Current Waveforms



Comparison of modeled time -domain waveforms during turn -off with and without cross -coupling and substrate capacitances.

Solid lines = Cross-Coupling(CC) and substrate model included Dotted lines = CC and substrate model excluded.



Turn-on by switching applied gate signal from 7 V to 0 V (Mixed-mode vs Model)



Turn-off by switching applied gate signal from 0 V to 7 V, keeping applied drain voltage fixed at 50 V (Mixed-mode vs Model)

[1] S. A. Ahsan et al., IEEE Transactions on Electron Devices (Special Issue), [2017]

Contents







Modeling RF Devices using ASM - HEMT

- Extracting DC Parameters
 - RF Model Extraction
 - Large signal simulations
 - Load Pull Simulations

Extracting DC Parameters



[1]S. A.Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

RF Model & Extraction I

Three step methodology

- De-embed manifolds
- Extract the intrinsic core model Using low frequency Y-parameters
- Extract Inductances Using high frequency Y-parameters

Model

- Core surface potential based PDK
- Access region resistances included in core
- Bus-inductances in extrinsics





Device Layout

Pad-level Small Signal Equivalent Circuit Model

[1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

RF Model & Extraction II: Pad Parasitics

Manifolds/ Pads

- Used to probe the device
- Feed the signal to gate, drain & source bus-inductances
- Measurements obtained using TRL Calibration
- Transmission line type model
- Reciprocal (may/ may not be symmetric)
- De-embedded using "deembed" s2p components in ADS



Symmetric network used for GMF/ DMF



[1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Nanolab, Indian Institute of Technology Kanpur

 $L_{SMF} \gtrsim$

RF Model & Extraction III: Bus Inductances

$$\begin{split} Y_{11} &= \frac{\omega^2 C_{gg}^2 R_g}{1 + \omega^2 C_{gg}^2 R_g^2} + \frac{j\omega C_{gg}}{1 + \omega^2 C_{gg}^2 R_g^2} \\ Y_{12} &= -\frac{\omega^2 C_{gd} C_{gg} R_g}{1 + \omega^2 C_{gg}^2 R_g^2} - \frac{j\omega C_{gd}}{1 + \omega^2 C_{gg}^2 R_g^2} \\ Y_{21} &= \frac{g_m - \omega^2 C_{gd} C_{gg} R_g}{1 + \omega^2 C_{gg}^2 R_g^2} - \frac{j\omega (C_{gd} + g_m C_{gg} R_g)}{1 + \omega^2 C_{gg}^2 R_g^2} \\ Y_{22} &= g_{ds} + \frac{\omega^2 (C_{gs} C_{gd} R_g + R_g C_{gd} C_{gg} (1 + g_m R_g))}{1 + \omega^2 C_{gg}^2 R_g^2} \\ + j\omega C_{ds} + \frac{j\omega C_{gd} (1 + g_m R_g) + j\omega^3 C_{gs} C_{gd} C_{gg} R_g^2}{1 + \omega^2 C_{gg}^2 R_g^2} \end{split}$$

Key Pointers

- The effect of bus-inductances is ignored at low frequencies (assumption)
- Drain & Source access region resistances ignored from hand analysis (not an assumption, it is an advantage)
- Ignore some terms at low frequency (~ 10 GHz) (assumption)
- Very simple only need to adjust overlap capacitances & gate finger resistances (advantage)

$$\begin{split} \left[\mathbf{Y}\right] &\approx \begin{bmatrix} \omega^2 C_{gg}^{-2} R_g + j \omega C_{gg} & -\omega^2 C_{gd} C_{gg} R_g - j \omega C_{gd} \\ g_m - j \omega \left(C_{gd} + g_m C_{gg} R_g\right) & g_{ds} + j \omega \left(C_{ds} + C_{gd} (1 + g_m R_g)\right) \end{bmatrix} \\ & \begin{bmatrix} C_{gs} & C_{gd} & C_{ds} \\ g_m & g_{ds} & R_g \end{bmatrix} \\ & & & & \\ \begin{bmatrix} (\operatorname{Im}[Y_{11}] + \operatorname{Im}[Y_{12}]) / \omega & -\operatorname{Im}[Y_{12}] / \omega & \operatorname{Im}[Y_{22}] / \omega - C_{gd} (1 + g_m R_g) \\ & \operatorname{Re}[Y_{21}] & \operatorname{Re}[Y_{22}] & \operatorname{Re}[Y_{11}] / \left(\omega^2 C_{gg}^2\right) \end{bmatrix} \end{split}$$

[1] I. Kwon et al., IEEE Trans. Microw. Theory Techn., 50 (6), [2002]

Fitting core model parameters using ADS



Bus Inductance fitting



Resonant peaks due to interaction of inductances with intrinsic capacitances



[1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Large Signal HB Simulations



Harmonic balance drive -up characteristics showing Pout, PAE & Gain

-500 Drain-Source Voltage (V) Drain 400 20^{-1} -300 15 urrent (mA) -200 10 -100 80 100 120 140 160 180 200 20 60 0 40 Time (ps) 1.0 Load-line 0.8-Drain Current (A) 0.6-0.4 0.2 -0.2 20 25 15 5 10

Time domain waveforms of drain voltage & current. Load line contours spanning the IV plane

Drain Voltage (V)

[1]S. A.Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Validation – Real and Imaginary Loads



[1]S. A.Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Load Pull simulations using ASM - HEMT



[1]S. A.Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Contents







Characterizing Self Heating and its Modeling

- Self heating Model

- Characterization

Self-Heating Model



Self-Heating Effect

- The self-heating circuit is defined in a thermal discipline.
- For the thermal discipline, power is the equivalent of "current" and temperature is the equivalent of "voltage"

Under these conditions, applying KCL on the thermal subcircuit, we have:

$$P(R_{th}) = \frac{Temp(R_{th})}{RTH0}$$

$$P(R_{th}) = \frac{d}{dt} (Temp(R_{th}) \cdot CTH0)$$

Characterization

 $T_{J1} = T_{NOM,1} + R_{th} \times P_{diss1}$

 $T_{J2} = T_{NOM,2} + R_{th} \times P_{diss2}$

At the intersection point: $T_{J1} = T_{J2}$ And $P_{diss2} = 0$ (Pulsed at (0,0))

 $\Rightarrow R_{th} = \Delta T_{NOM} / \Delta P_{diss}$

With the ASM-HEMT model, the parameter **RTH0** is tuned till the simulated intersection point overlaps with the measured intersection point after thermal parameters like **UTE**, **AT** and **KT1** have been extracted.



Extracting Rth. Both curves are measured at the same Vgs. The intersection point denotes a common junction temperature.

[1] T. Peyretaillade et al.,1997 IEEE MTT-S International Microwave Symposium Digest, Denver, CO, USA, 1997. doi: 10.1109/ MWSYM.1997.596619.

Contents







Trapping models in ASM - HEMT

- Trapping Models in ASM-HEMT

- Extraction using pulsed measurements

Trapping Models in ASM - HEMT: TRAPMOD I



- Dependent on drain voltage only
- Bias-dependent and bias-independent options
- Scales with signal power levels
- Suitable for RF
- Affects threshold voltage, DIBL, AR Resistance.

 $V_{OFF}(Trap) = V_{OFF} + (ATRAPVOFF + BTRAPVOFF \cdot e^{-V_{Cap}})$

$$R_{S}(Trap) = R_{S} + (ATRAPRS + BTRAPRS \cdot e^{-\frac{1}{V_{cap}}})$$

 $R_D(Trap) = R_D + (ATRAPRD + BTRAPRD \cdot e^{-\frac{1}{V_{cap}}})$

 $\eta_0(Trap) = \eta_0 + (ATRAPETA0 + BTRAPETA0 \cdot e^{-\overline{V_{cap}}})$



Trapping Models in ASM -HEMT: TRAPMOD II



Key highlights

- Dependent on both gate and drain voltages
- Modulates just the drain side access region resistance
- Suitable for PIV simulation
- Affects threshold voltage, DIBL, Subthreshold Slope, AR Resistance.

 $V_{OFF}(Trap) = V_{OFF} + (V_{OFFTR} \cdot V_{trap2})$ $\eta_0(Trap) = \eta_0 + (\eta_{0TR} \cdot V_{trap2})$ $C_{DSCD}(Trap) = C_{DSCD} + (C_{DSCDTR} \cdot V_{trap2})$ $R_{ds}(Trap) = R_{ds} - (R_{TR1} \cdot V_{trap1}) + (R_{TR2} \cdot V_{trap2})$

Trapping Models in ASM - HEMT: TRAPMOD III



Key highlights

- Dependent on both gate and drain voltages
- Modulates just the drain side access region resistance for dynamic Ron
- Suitable for simulating Power Devices
- Incorporates temperature dependence.

$$R_D(Trap) = R_D + \frac{V(trap1)}{VATRAP} \cdot \left(\frac{T_{dev}}{T_{NOM}}\right)^{TALPHA}$$

Extraction using pulsed measurements



Pulsed-IV Scheme used to simulate the P-IV Characteristics

Pulsed IV characterization in dual-pulse mode at a pulse frequency of 1000 Hz with a duty-cycle of 0.02 % is performed under multiple quiescent drain and gate bias conditions such that both the gate and the drain voltages are pulsed simultaneously from the quiescent bias point.
The pulse width of 200 ns and the measurement window of 40 ns within these 200 ns is short enough to ensure isothermal and iso-dynamic measurement of the pulsed-IV characteristics.



Pulsed – IV chacteristics for multiple quiescent conditions – using TRAPMOD II





Related Publications

1	S. Khandelwal, Y. S. Chauhan, T. A. Fjeldly, S. Ghosh, A. Pampori, D. Mahajan, R. Dangi, and S. A. Ahsan, "ASM GaN: Industry Standard
	Model for GaN RF and Power Devices - Part-I: DC, CV, and RF Model", IEEE Transactions on Electron Devices, 2019.
2	S. A. Albahrani, D. Mahajan, J. Hodges, Y. S. Chauhan, and S. Khandelwal, "ASM GaN: Industry Model for GaN RF and Power Devices - Part-
	II: Modeling of Charge Trapping", IEEE Transactions on Electron Devices, 2019.
3	A. Pampori, S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Physics-based Compact Modeling of MSM-2DEG GaN-based
	Varactors for THz Applications", IEEE Electron Devices Technology and Manufacturing Conference (EDTM), Kobe, Japan, Mar. 2018.
4	S. A. Ahsan, A. Pampori, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, " <u>A New Small-signal Parameter Extraction Technique for large gate-</u>
	periphery GaN HEMTs", IEEE Microwave and Wireless Components Letters, Vol. 27, Issue 10, Oct. 2017.
E	S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Physics-based Multi-bias RF Large-Signal GaN HEMT Modeling and Parameter
5	Extraction Flow", IEEE Journal of the Electron Devices Society, Vol. 5, Issue 5, Sept. 2017.
6	S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Pole-Zero Approach to Analyze and Model the Kink in Gain-Frequency Plot of
	GaN HEMTs", IEEE Microwave and Wireless Components Letters, Vol. 27, Issue 3, Mar. 2017.
7	S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Analysis and Modeling of Cross-Coupling and Substrate Capacitance in GaN
	HEMTs for Power-Electronic Applications", IEEE Transactions on Electron Devices (Special Issue), Vol. 64, Issue 3, Mar. 2017.
8	S. Ghosh, S. A. Ahsan, S. Khandelwal, A. Pampori, R. Dangi, and Y. S. Chauhan, "Physics Based Analysis and Modeling of Capacitances in a
	Dual Field Plated Power GaN HEMT", International Workshop on Physics of Semiconductor Devices (IWPSD), Delhi, India, Dec. 2017.
9	S. A. Ahsan, S. Ghosh, S. Khandelwal, A. Pampori, R. Dangi, and Y. S. Chauhan, " <u>A Scalable Physics-based RF Large Signal Model for Multi-</u>
	Finger GaN HEMTs", International Workshop on Physics of Semiconductor Devices (IWPSD), Delhi, India, Dec. 2017.
10	S. Khandelwal, S. Ghosh, S. A. Ahsan and Y. S. Chauhan, "Dependence of GaN HEMT AM/AM and AM/PM Non-Linearity on AlGaN Barrier
	Layer Thickness", IEEE Asia Pacific Microwave Conference (APMC), Kuala Lumpur, Malaysia, Nov. 2017.

11	S. A. Ahsan, S. Ghosh, S. Khandelwal and Y. S. Chauhan, "Surface-potential-based Gate-periphery-scalable Small-signal Model for GaN
	HEMTs", IEEE Compound Semiconductor IC Symposium (CSICS), Miami, USA, Oct. 2017.
12	S. A. Ahsan, S. Ghosh, A. Dasgupta, K. Sharma, S. Khandelwal, and Y. S. Chauhan, "Capacitance Modeling in Dual Field Plate Power GaN
	HEMT for Accurate Switching Behaviour", IEEE Transactions on Electron Devices, Vol. 63, Issue 2, Feb. 2016.
13	S. Ghosh, S. A. Ahsan, A. Dasgupta, S. Khandelwal, and Y. S. Chauhan, "GaN HEMT Modeling for Power and RF Applications using ASM-
	HEMT", IEEE International Conference on Emerging Electronics (ICEE), Mumbai, India, Dec. 2016.
14	S. Ghosh, A. Dasgupta, A. K. Dutta, S. Khandelwal, and Y. S. Chauhan, "Physics based Modeling of Gate Current including Fowler-
	Nordheim Tunneling in GaN HEMT", IEEE International Conference on Emerging Electronics (ICEE), Mumbai, India, Dec. 2016.
15	S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Statistical Simulation for GaN HEMT Large Signal RF performance using a
12	Physics-based Model", IEEE International Conference on Emerging Electronics (ICEE), Mumbai, India, Dec. 2016.
10	A. Dasgupta, S. Ghosh, S. A. Ahsan, S. Khandelwal, N. Defrance, and Y. S. Chauhan, "Modeling DC, RF and Noise behavior of GaN HEMTs
10	using ASM-HEMT Compact Model", IEEE International Microwave and RF Conference (IMaRC), Delhi, India, Dec. 2016.
17	S. Ghosh, S. A. Ahsan, S. Khandelwal and Y. S. Chauhan, "Modeling of Source/Drain Access Resistances and their Temperature
1/	Dependence in GaN HEMTs", IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Hong Kong, Aug. 2016.
18	S. A. Ahsan, S. Ghosh, S. Khandelwal and Y. S. Chauhan, "Modeling of Kink-Effect in RF Behaviour of GaN HEMTs using ASM-HEMT Model",
	IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Hong Kong, Aug. 2016.
19	R. Nune, A. Anurag, S. Anand and Y. S. Chauhan, "Comparative Analysis of Power Density in Si MOSFET and GaN HEMT based Flyback
	Converters", IEEE International Conference on Compatibility and Power Electronics, Bydgoszcz, Poland, June 2016.
20	S. Ghosh, A. Dasgupta, S. Khandelwal, S. Agnihotri, and Y. S. Chauhan, "Surface-Potential-Based Compact Modeling of Gate Current in
	AIGaN/GaN HEMTs", IEEE Transactions on Electron Devices, Vol. 62, Issue 2, Feb. 2015.
100	

21	S. Agnihotri, S. Ghosh, A. Dasgupta, A. Ahsan, S. Khandewal, and Y. S. Chauhan, " <u>Modeling of Trapping Effects in GaN HEMTs</u> ", IEEE India Conference (INDICON), New Delhi, India, Dec. 2015.
22	S. Ghosh, S. Agnihotri, S. A. Ahsan, S. Khandelwal, and Y. S. Chauhan, " <u>Analysis and Modeling of Trapping Effects in RF GaN HEMTs under</u> <u>Pulsed Conditions</u> ", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
23	K. Sharma, S. Ghosh, A. Dasgupta, S. A. Ahsan, S. Khandelwal, and Y. S. Chauhan, " <u>Capacitance Analysis of Field Plated GaN HEMT</u> ", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
24	S. A. Ahsan, S. Ghosh, J. Bandarupalli, S. Khandelwal, and Y. S. Chauhan, " <u>Physics based large signal modeling for RF performance of GaN</u> <u>HEMTs</u> ", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
25	S. A. Ahsan, S. Ghosh, K. Sharma, A. Dasgupta, S. Khandelwal, and Y. S. Chauhan, " <u>Capacitance Modeling of a GaN HEMT with Gate and</u> <u>Source Field Plates</u> ", IEEE International Symposium on Compound Semiconductors (ISCS), Santa Barbara, USA, June 2015
26	A. Dasgupta, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, " <u>ASM-HEMT: Compact model for GaN HEMTs</u> ", IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Singapore, June 2015.
27	K. Sharma, A. Dasgupta, S. Ghosh, S. A. Ahsan, S. Khandelwal, and Y. S. Chauhan, " <u>Effect of Access Region and Field Plate on Capacitance</u> <u>behavior of GaN HEMT</u> ", IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Singapore, June 2015.
28	C. Yadav, P. Kushwaha, S. Khandelwal, J. P. Duarte, Y. S. Chauhan, and C. Hu, " <u>Modeling of GaN based Normally-off FinFET</u> ", IEEE Electron Device Letters, Vol. 35, Issue 6, June 2014.
29	C. Yadav, P. Kushwaha, H. Agarwal, and Y. S. Chauhan, " <u>Threshold Voltage Modeling of GaN Based Normally-Off Tri-gate Transistor</u> ", IEEE India Conference (INDICON), Pune, India, Dec. 2014.
30	S. Khandelwal, C. Yadav, S. Agnihotri, Y. S. Chauhan, A. Curutchet, T. Zimmer, JC. Dejaeger, N. Defrance and T. A. Fjeldly, " <u>A Robust</u> Surface-Potential-Based Compact Model for GaN HEMT IC Design", IEEE Transactions on Electron Devices, Vol. 60, Issue 10, Oct. 2013.

31 S. Agnihotri, S. Ghosh, A. Dasgupta, S. Khandewal, and Y. S. Chauhan, "<u>A Surface Potential based Model for GaN HEMTs</u>", IEEE PrimeAsia, Visakhapatnam, Dec. 2013.

32 S. Khandelwal, Y. S. Chauhan, and T. A. Fjeldly, "<u>Analytical Modeling of Surface-Potential and Intrinsic Charges in AlGaN/GaN HEMT</u> <u>Devices</u>", IEEE Transactions on Electron Devices, Vol 59, Issue 8, Oct. 2012.




Thank You!

Questions