



- ① A designer aims to realize a gain of -200 using a common source amplifier. She has a battery of $3V$ and a MOSFET having $\mu_n C_{ox} = 0.2 \text{ mA/V}^2$ and $V_{th} = 1V$. The only constraint that she needs to follow is that $V_{ov} = V_{gs} - V_{th}$ must at least be 100mV .



- c) Can you improve the gain if you are allowed to pick another transition with a different μ_{ex} ?
- d) Can you improve the gain if you are allowed to change V_{DD} ?

②

$$V_{DD} = 5V, \quad \mu_n \text{ for } \frac{W}{L} = 200 \mu\text{A}/\text{V}^2$$
$$V_B = 3V, \quad I_D = 1\text{mA}.$$



(a) Choose R_D such that M_1 is in saturation with a margin of at least 100mV.

(b) Find v_o/v_i when $C \rightarrow 0$

(c) Find v_o/v_i when $C \rightarrow \infty$

(d) What does the result in part (c) remind you of?

e) Plot $\left| \frac{V_o(j\omega)}{V_i(j\omega)} \right|$ using Bode approximation with the corner frequencies clearly marked. Why does the plot @ $\omega=0$ and $\omega=\infty$ make sense?

f) What is the time constant associated with the capacitor?


8 Plot $\left| \frac{V_s(j\omega)}{V_i(j\omega)} \right|$ using Bode approximation.

Why does the values at $\omega=0$ and $\omega=\infty$ make sense?

9 If $V_i = 10 \sin \omega t$ (i.e. a step input), sketch the total voltage w.r. time @ V_s and V_o .

Also sketch the total current through the inductor w.r. time.

3



$V_{DD} = 5V$. $\mu_n C_{ox} = 200 \mu A/V^2$.

$V_{th} = 1V$. Assume $V_{ov}/I_{D2} = 100mV$

(a) Size $M1, M2$ such that the quiescent current through $M1, M2 = 1mA$ and $V_{B1} = 3V$.

Is the solution unique?

(b) If $(w/l)_{M1} = 10$, what is w_{ov}/m_1 ?

(c) What is the minimum V_{B1} that \mathcal{I} can set while keeping $M1, M2$ in saturation?

(d) What changes can \mathcal{I} do to $M1$ so that the minimum V_{B1} reduces further by 200mV?

e) Assume $C \rightarrow \infty$, $R_L = 10k\Omega$, $V_{B1} = 3V$,
(n/L)_{M1} = 10 for this part.

If $v_i(t) = V_p \sin(\omega t)$, find the max(V_p)
while keeping both transistors in saturation and
a way from cut-off.


f) For this part assume $C = 10 \text{ pF}$, $R_L = 10 \text{ k}\Omega$,

$$V_B = 3 \text{ V, and } \left(\omega / 2 \right)_{M_1} = 10.$$

$$v_i(t) = 10 \text{ mV } u(t) \quad \text{[where } u(t) \text{ is an unit step]}$$

Find $v_o(t)$ and sketch it w.r.t. time.


(4)



for $\frac{W}{L} = 200 \text{ A/V}^2$; $V_{th} = 1\text{V}$

(a) Find the DC operating condition of M_1

(b) Find the incremental input impedance Z_{in} . Assume $C_2 \rightarrow \infty$



Now we plan to apply an input as shown.

Assume $C_1 \rightarrow \infty$ and $R_{in} \Rightarrow R_s$. Also assume

$$g_m R_F \gg 1.$$

Find v_o/U_i under these conditions.

Comment on the usefulness of this architecture and the standard common-source amplifier.

5) Compare the f_m sensitivity of a MOS transistor biased using constant V_{GS} or constant I_{DS} when μ_n changes by $\Delta\mu_n$.