



## Problem Set 7

- ① Bias the following common source amplifier by selecting appropriate component values, to achieve a gain of  $-20$ . Consider  $|V_{th}| = 1V$ ,  $\mu_p C_{ox} = 100 \mu A/V^2$ .



Ensure that  $\min(V_{SG} - |V_{th}|) = 100mV$ .


Ignore CLM for your analysis.



$w/L = 20$   
 $\mu_p C_{ox} = 100 \mu A/V^2$   
 $|V_{tp}| = 1V$   
 Ignore CLM.  
 $R_c = 100k\Omega, I_o = 1mA$   
 $R_s = 10k\Omega$

- (a) Find  $R_L$  such that M2 is biased at the edge of saturation.
- (b) Find  $V_o/V_i$ .
- (c) If  $V_i = V_p \sin(\omega t)$ , find the max  $V_p$  while ensuring M1, M2 remain on and within saturation (Assume C is infinitely large).

③



$$I_0 = 1 \text{ mA}$$

$$\left(\frac{W}{L}\right)_1 = 10$$

$$\mu_n C_{ox} = 200 \mu\text{A}/\text{V}^2$$

$$\mu_p C_{ox} = 100 \mu\text{A}/\text{V}^2$$

$$\left(\frac{W}{L}\right)_2 = 20$$


(Ignore body effect)

(a) Find the quiescent currents through M1 and M2.

(b) Between M1, and M2, what will you change to bias M1 at the edge of saturation region?

(c) Among the four types of biasing schemes that you have learnt, which one is being used here to bias M1?

- (i) Observe the drain,  $-j_b$  @ source?
- (ii) " " " " " " @ gate?
- (iii) " " " " " " @ source?
- (iv) " " " " " " @ gate?




$\mu_n C_{ox} = 200 \mu A/V^2$   
 $\mu_p C_{ox} = 100 \mu A/V^2$   
 $V_B = 2V, R_1 = 3k\Omega.$   
 $(W/L)_1 = 10.$

Size  $M_2$  and  $R_2$  such that we can get max gain between  $V_o$  and  $V_i$  while keeping all transistors in saturation, and away from cutoff.

5) Redo tutorial 6 using PMOSFETs.  
You may assume  $\mu_n C_{ox} = 100 \mu\text{A}/\text{V}^2$   
for all transistors.

Also double the  $(W/L)$  for  
all transistors w.r.t tutorial 6.



$I_0 = 1mA$  ,  $(w/L) = 10$  ,  $\mu_n C_{ox} = 0.2 mA/V^2$

$v_B = 3.5V$

- Find the currents through all transistors.
- Neglecting CLM, find  $v_o/v_i$ ,  $v_x/v_i$ .
- Find  $v_x$ .
- What happens if you reduce  $v_B$ ? Does the currents change?


if you reduce  $V_B$  by 100mV?  
How low can  $V_B$  go before  
you start noticing any change  
in quiescent currents?  
Ignore CLM.

(e) Is there a  $V_B(\text{max})$  beyond  
which  $M_1, M_2$  go out of  
saturation?

(f) If  $v_i = V_p \sin(\omega t)$ , find  
max  $V_p$  while keeping all  
transistors in saturation and  
away from cut-off.

⑨ How does your analysis if ⑧  
change if you -  $U_i$  at the  
gate of  $M_2$  in addition to  
the existing input @ the gate  
of  $M_1$ ?






The figure shows an incremental picture of a negative feedback loop.

- (a) Find the true terminal  $G_m$  for the loop to be in negative feedback.
- (b) Find  $U_o/U_i$ ?
- (c) Find the loop gain (Break @ the i/p of B)
- (d) Find the steady state error if  $U_i$  is a step i/p of  $10 \text{ mV}$ .
- (e) Find  $R_{out}$  looking into the loop

as shown in the figure. Is  $I_{out}$  closer to  $I_0$ , or the fb resistors or  $1/g_m$ ? Why?




(a) Ignore CLM.

Find quiescent  $I_1$  and  $I_2$ .

How close is  $I_1$  and  $I_2$  to  $I_0/2$ ?

(b) Find the incremental loop gain of the fb loop. To do this, break the loop at the gate of  $M_2$ , apply test voltage at the gate of  $M_2$  and observe the return voltage at the junction of the  $10K$  resistors.

(c) If you model it as



what will  $G$  and  $H$  be?

(d) Find  $V_o/V_i$  from this model