

(a) What is the minimum V_{GS} for which all transistors remain in saturation?

Give reasons in your design as to why you cannot lower your V_{GS} beyond the value that you have mentioned above.

Tabulate the operating conditions for $M1-M4$ to support your claim.

(b) Plot I_{D4} with respect to V_{GS} while varying V_{GS} between $V_{GS(min)}$ to V_{DD} . What is the slope?

③ Remove M_3 , M_4 from the figure and repeat parts ② and ⑤.

④ How does the slope of I_4 vs. V_4 compare between the two configurations that you simulated. What are the theoretically calculated values of the same.

To find the theoretical values use the small signal parameters from the DC operating point. You don't need to extract the μ_{eff} parameters.