

② Use the p-input differential pair in a feedback loop to obtain a closed loop gain of -2 . You may use one coupling capacitor to isolate the DC-bias and the ac-input if necessary.

③ Find the steady state error. Make appropriate assumptions on g_{ds} of the transistors.
(Hint: $g_m \gg g_{ds}$ and $g_{ds} \gg 0$)


④ What is the minimum V_{DD} required to keep all the transistors in saturation.

⑤ Find (i) V_o/V_{DD} and (ii) V_o/V_{in} for the same configuration (ie under negative feedback).

For (i) neglect the g_{ds} of all transistors other than M0

For (ii) neglect the g_{ds} of all transistors other than M3 and M4.


②



$$M1 \equiv M2 \quad M3 \equiv M4$$

- (a) Find expressions for A_d and A_{cm}
- (b) Find the I_{CMR}^+ and I_{CMR}^- for this configuration.

③




Consider the figure on the left (taken from Analog CMOS Integrated Ccts by B Razavi)

- (a) Considering the g_{ds} of $M1-M5$, find A_d and A_{cm} .

- (b) Find I_{CMR}^+ and I_{CMR}^- .


4



(a) Find A_d and A_{cm} .
(Neglect λ 's)

(b) Find I_{CMR^+} and I_{CMR^-}

5



$$V_{DD} = 1.8V \quad I_0 = 200\mu A$$

$$\mu_n C_{ox} = 200\mu A/V^2$$

$$\mu_p C_{ox} = 100\mu A/V^2$$

$$V_{tnn} = 0.5V, \quad V_{thp} = -0.5V$$

$$\left(\frac{w}{L}\right)_{M_{0a}, M_5} = 4.$$

$$\left(\frac{w}{L}\right)_{M_1, M_2} = 2$$

(a) Find the minimum common mode input voltage for M_1, M_2, M_5 to be in saturation

(b) Size M_3 and M_4 so that they are at the edge of saturation region.

(c) Find $\frac{V_{out1} - V_{out2}}{V_{in1} - V_{in2}}$ while neglecting I_{ds} of M_5 .