Journals

  1. Angel A Díaz-Burgos, Enrique G Marin, Alejandro Toral-Lopez, Francisco Pasadas, Mohit D Ganeriwala, Francisco G Ruiz, and Andrés Godoy. “Accurate computation of numerical Drift-Diffusion fluxes in Arbitrarily Degenerate Gases”, Journal of Computer Physics Communications 2026, 323, 110123.
  2. Prabhat Khedgarkar, Mohit D. Ganeriwala, Gangadhar Gupta and Pardeep Duhan. “1/f noise model for extracting bulk trap density in scaled metal oxide semiconductor field effect transistors”, J. Appl. Phys. 2025, 138 (24), 244501.
  3. Sofia Cruces, Mohit D. Ganeriwala, Jimin Lee, Ke Ran, Janghyun Jo, Lukas Völkel, Dennis Braun et al. ”Volatile and Nonvolatile Resistive Switching in Lateral 2D Molybdenum Disulfide-Based Memristive Devices” Nano Letters 25, no. 33 (2025): 12455-12462.
  4. Mohit D. Ganeriwala, Daniel Luque-Jarava, Francisco Pasadas, Juan J. Palacios, Francisco G. Ruiz, Andres Godoy, and Enrique G. Marin. ”Effect of grain boundaries on metal atom migration and electronic transport in 2D TMD-based resistive switches.” Nanoscale (2025).
  5. Aishwarya Singh, Mohit D. Ganeriwala, Radhika Joglekar, and Nihar R. Mohapatra. ”A Scalable Physics-Based Compact Model for Terminal Charge, Intrinsic Capacitance and Drain Current in Nanosheet Field Effect Transistors.” IEEE Journal of the Electron Devices Society (2025).
  6. Sofia Cruces, Mohit D. Ganeriwala, J. Lee, L. Völkel, D. Braun, A. Grundmann, K. Ran, E. González Marín, H. Kalisch, M. Heuken, A. Vescan, J. Mayer, A. Godoy, A. Daus, and M. C. Lemme. ”Volatile MoS2 Memristors with Lateral Silver Ion Migration for Artificial Neuron Applications”, Small Sci., 5: 2400523, (2024).
  7. Prabhat Khedgarkar, Mohit D. Ganeriwala, and Pardeep Duhan. “Investigation of the origin of 1/f noise in advanced 22 nm FDSOI MOSFETs”, Appl. Phys. Lett. 2024, 125 (20), 203506.
  8. Mohit D. Ganeriwala, Alejandro Toral-L ́opez, Estela Calaforra-Ayuso, Francisco Pasadas, Francisco G. Ruiz, Enrique G. Marin, Andres Godoy. “Role of Point Defects and Ion Intercalation in Two-Dimensional Multilayer Transition Metal Dichalcogenide Memristors”, ACS Applied Nano Materials 2024, 7 (21), 24857-24865.
  9. J. Cuesta-Lopez, Mohit D. Ganeriwala, E. G. Marin, A. Toral-Lopez, F. Pasadas, F. G. Ruiz, A. Godoy; “Numerical study of synaptic behavior in amorphous HfO2-based ferroelectric-like FETs generated by voltage-driven ion migration”. J. Appl. Phys. 2024, 136 (12), 124501. (featured article)
  10. Mohit D. Ganeriwala, R. Motos-Espada, E.G. Marin, Juan Cuesta-Lopez, M.G. Palomo, Noel Rodríguez, F. Ruiz and A. Godoy, “A flexible laser induced graphene memristor with volatile switching for neuromorphic applications” ACS Applied Materials & Interfaces 2024, 16 (37), 49724-49732
  11. Toral-Lopez, A., E. G. Marin, F. Pasadas, Mohit D. Ganeriwala, F. G. Ruiz, D. Jiménez, and A. Godoy. “Reconfigurable frequency multipliers based on graphene field-effect transistors.” Discover Nano 2023, 18 (1), 123.
  12. Mohit D. Ganeriwala, Aishwarya Singh, Abhilash Dubey, Ramandeep Kaur, and Nihar R. Mohapatra. “A bottom-up scalable compact model for quantum confined nanosheet FETs.” EEE Transactions on Electron Devices 2021, 69 (1), 380- 387.
  13. Mohit D. Ganeriwala, Francisco G. Ruiz, Enrique G. Marin, and Nihar R. Mohapatra. “A unified compact model for electrostatics of III–V GAA transistors with different geometries.” Journal of Computational Electronics 2021, 20 (5), 1676-1684.
  14. Abdul Ghaffar, Mohit D. Ganeriwala, Kenta Hongo, Ryo Maezono, and Nihar R. Mohapatra. “Insights into the Mechanical and Electrical Properties of a Metal–Phosphorene Interface: An Ab Initio Study with a Wide Range of Metals.” ACS omega 2021, 6 (11), 7795-7803.
  15. Mohit D. Ganeriwala, Francisco G. Ruiz, Enrique G. Marin, Nihar R. Mohapatra, “A Compact model for III-V Nanowire electrostatics including band non-parabolicty”, Journal of Computational Electronics 2019, 18 (4), 1229.
  16. Mohit D. Ganeriwala, Francisco G. Ruiz, Enrique G. Marin, Nihar R. Mohapatra, “A Compact Charge and Surface Potential Model for III-V Cylindrical Nanowire Transistors”, IEEE Transactions on Electro Devices 2019, 66 (1), 73.
  17. Mohit D. Ganeriwala, Chandan Yadav, Francisco G Ruiz, Enrique G Marin and Nihar R. Mohapatra, “Modeling of Quantum Confinement and Capacitance in III-V Gate All Around 1D Transistors”, IEEE Transactions on Electron Devices 2017, 64 (12), 4889.
  18. Chandan Yadav, Mohit D. Ganeriwala, Nihar R. Mohapatra, Amit Agarwal and Yogesh Singh Chauhan, “Compact Modeling of Gate Capacitance in III-V Channel Quadruple-Gate FETs”, IEEE Transactions on Nanotechnology 2017, 16 (4), 703.
  19. Mohit D. Ganeriwala, Chandan Yadav, Nihar R. Mohapatra, Sourabh Khandelwal, Chenming Hu and Yogesh Singh Chauhan, “Modeling of charge and quantum capacitance in low effective mass III-V MOSFETs”, Journal of Electron Devices Society 2016, 4 (6), 396.
  20. Nihar R. Mohapatra, Mohit D. Ganeriwala and Satya Siva Naresh, “Effect of pre-gate carbon implant on narrow width behaviour and performance of High-K metal gate nMOS transistors”, IEEE Transactions on Electron Devices 2016, 63 (7), 2708.
  21. Pardeep Duhan, M. D. Ganeriwala, V. Ramgopal Rao and Nihar R. Mohapatra, “Anomalous Width Dependence of Gate Current in High-K Metal Gate NMOS Transistors”, IEEE Electron Device Letters 2015, 36 (8), 739.

Conference Papers

  1. Sofia Cruces, Mohit D. Ganeriwala, Jimin Lee, Ke Ran, Janghyun Jo, Lukas Völkel, Dennis Braun et al. ”Volatile and Nonvolatile Resistive Switching in Lateral 2D MoS2 Memristors," DRC3 2025. (Best Poster Presentation Award)
  2. Aishwarya Singh, Mohit D. Ganeriwala and N. R. Mohapatra, “Physics-based Scalable Compact Model for Terminal Charge, Intrinsic Capacitance and Drain Current in Nanosheet FETs,” 2024 8th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), Bangalore, India, 2024, pp. 1-3. (Best Poster Presentation Award)
  3. J. Cuesta-Lopez, E.G. Marin, M.C. Pardo, A. Medina-Rull, A. Toral-Lopez, Mohit D. Ganeriwala, F. Pasadas, F.G. Ruiz and A. Godoy, “MoS2-based ferroelectric-like memristive devices”, 2-6 April 2023, Austria.
  4. J. Cuesta-Lopez, E.G. Marin, A.Toral-Lopez, Mohit D. Ganeriwala, F.g. Ruiz, F. Pasadas and A. Godoy, “Volatile modulation of oxygen vacancy-related dipoles in gate insulators as a mechanism for non-volatile memories”, 14th Spanish Conference on Electron Devices (CDE), 6-8 June 2023, Spain
  5. M. C. Fernandez-Sanchez, M. Garcia-Palomo, Mohit D. Ganeriwala, R. Motos, A. Medina-Rull, F. Pasadas, E.G. Marin, A. Godoy and F. G. Ruiz, “Neuromorphic and logic circuit simulation using in-house fabricated GrAphene-based MEmristor (GAME)”, 14th Spanish Conference on Electron Devices (CDE), 6-8 June 2023, Spain
  6. Aishwarya Singh, Mohit D. Ganeriwala, Ramandeep Kaur, and Nihar R. Mohapatra. “A simplified approach to include confinement induced band structure changes into the NsFET compact model.” In 2022 IEEE International Conference on Emerging Electronics (ICEE), pp. 1-5. IEEE, 2022. (Best Poster Presentation Award)
  7. Mohit D. Ganeriwala, Francisco G. Ruiz, Enrique G. Marin, Nihar R. Mohapatra, “Significance of L-valley charges and a method to include it in electrostatic model of III-V GAA FETs”, IEEE Electron Device Technology and Manufacturing (EDTM) Conference, Penang, Malaysia, March 15-18, 2020.
  8. Sarathchandran GM, Mohit D. Ganeriwala and Nihar R. Mohapatra, “Capacitance and surface potential model for III-V Double-Gate MOSFETs”, International Symposium on Devices, Circuits and Systems (ISDCS), Hiroshima, Japan, March 6-8, 2019.
  9. Mohit D. Ganeriwala, Enrique G. Marin, Francisco G. Ruiz and Nihar R. Mohapatra, “A compact charge and surface potential model for III-V Quadruple-Gate with square geometry”, 2019 IEEE International Conference on Modeling of Systems Circuits and Devices (MOS-AK India 2019), Hyderabad, India, February 25-27, 2019. (Best Paper Award, Silver Leaf).
  10. Amratansh Gupta, Mohit D. Ganeriwala and Nihar R. Mohapatra, “A unified charge centroid model for silicon and low effective mass III-V channel double gate MOS Transistors”, 32nd International Conference on VLSI Design (VLSID), Delhi, India, January 4-8, 2019.
  11. Mohit D. Ganeriwala, Sarathchandran GM., Nihar R. Mohapatra, “A simple charge and capacitance compact model for asymmetric III-V DGFETs using CCDA”, IEEE International Conference on Emerging Electronics (ICEE), Bangalore, India, December 16-19, 2018. (Best Manuscript Award).
  12. Mohit D. Ganeriwala, Enrique G. Marin, Francisco G. Ruiz and Nihar R. Mohapatra, “Computationally efficient analytic charge model for III-V cylindrical nanowire transistors”, Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon 2018 (EUROSOI-ULIS), Granada, Spain, March 2018.
  13. Mohit D. Ganeriwala, Pardeep Duhan and Nihar R. Mohapatra, “Detailed analysis of carrier transport through multi-stack gate dielectrics of modern MOS transistors”, IEEE International Conference on Emerging Electronics (ICEE), Mumbai, India, December 27-30, 2016.

Talks

  1. The Role of Point and Extended Defects in 2D-Materials Based Memristors for Neuromorphic Computing: An Atomistic Study, Workshop, ESSERC 2025, Munich, Germany, 2025
  2. An Atomistic Study of Point and Extended Defect in Performance of 2D Materials based Memristors for Neuromorphic Computing, IHT, University of Stuttgart, Germany, 2025
  3. The role of point and extended defects in 2D-materials based memristor for neuromorphic computing: An atomistic study, The chair of ELD, RWTH University Aachen, Germany, 2023
  4. 2D Materials based Memristors : A DFT Study, AtomElix group, Universidad Autónoma de Madrid Spain, 2023
  5. 2D Materials Based Memristors for Neuromorphic Computing, The Group of Computer Architecture (AGRA), University of Bremen, Germany, 2023
  6. Modeling of Quantum Confinement of Capacitance in III-V Gate All around 1-D Transistors, Integrated Quantum Devices Area, Division of Electrical, Electronics and Information Engineering, Osaka University, Japan, 2018
  7. Development and Testing of Advanced Physical Models for III-V Cylindrical Nanowire Transistors, Department of Electronics and Computer Technology, University of Granada, Spain, 2018